Added support for 'debug_external_interrupt_req'
New method 'debug_external_interrupt_req' to support emulation of a debug module starts at P3_Core interface and is plumbed all the way in to the CSR register MIP as interrupt [14]. The corresponding MIE[14] is always 1, so it is never masked. Still todo: should not be masked by MSTATUS interrupt-enables either. Also expanded interrupt-detection logic, mcause etc. to extend up to interrupt 14. Builds in standalone mode, runs ISA tests. Builds in src_SSITH_P3, generating RTL.
This commit is contained in:
1220
src_SSITH_P3/Verilog_RTL/mkDebug_Module.v
Normal file
1220
src_SSITH_P3/Verilog_RTL/mkDebug_Module.v
Normal file
File diff suppressed because it is too large
Load Diff
Reference in New Issue
Block a user