Otherwise, if the last instruction we tried to decode was the first half of a 32-bit instruction, we will think the first 16-bit parcel from the new PC is the second half of the previous instruction and take an assertion failure because the PC does not match what was expected. This fixes rv64uc-p-rvc, which broke after the previous commit as the scheduling changes exposed this bug.