6 lines
83 B
Verilog
6 lines
83 B
Verilog
module ASSIGN1(IN, OUT);
|
|
output OUT;
|
|
input IN;
|
|
assign OUT = IN;
|
|
endmodule
|