675 lines
23 KiB
Verilog
675 lines
23 KiB
Verilog
//
|
|
// Generated by Bluespec Compiler, version 2019.05.beta2 (build a88bf40db, 2019-05-24)
|
|
//
|
|
//
|
|
//
|
|
//
|
|
// Ports:
|
|
// Name I/O size props
|
|
// dmactive O 1 reg
|
|
// RDY_dmactive O 1 const
|
|
// RDY_reset O 1 const
|
|
// av_read O 32
|
|
// RDY_av_read O 1 const
|
|
// RDY_write O 1
|
|
// RDY_hart0_get_reset_req_get O 1 reg
|
|
// hart0_client_run_halt_request_get O 1 reg
|
|
// RDY_hart0_client_run_halt_request_get O 1 reg
|
|
// RDY_hart0_client_run_halt_response_put O 1 reg
|
|
// hart0_get_other_req_get O 4 reg
|
|
// RDY_hart0_get_other_req_get O 1 reg
|
|
// RDY_get_ndm_reset_req_get O 1 reg
|
|
// CLK I 1 clock
|
|
// RST_N I 1 reset
|
|
// av_read_dm_addr I 7
|
|
// write_dm_addr I 7
|
|
// write_dm_word I 32
|
|
// hart0_client_run_halt_response_put I 1 reg
|
|
// EN_reset I 1
|
|
// EN_write I 1
|
|
// EN_hart0_get_reset_req_get I 1
|
|
// EN_hart0_client_run_halt_response_put I 1
|
|
// EN_get_ndm_reset_req_get I 1
|
|
// EN_av_read I 1 unused
|
|
// EN_hart0_client_run_halt_request_get I 1
|
|
// EN_hart0_get_other_req_get I 1
|
|
//
|
|
// Combinational paths from inputs to outputs:
|
|
// av_read_dm_addr -> av_read
|
|
//
|
|
//
|
|
|
|
`ifdef BSV_ASSIGNMENT_DELAY
|
|
`else
|
|
`define BSV_ASSIGNMENT_DELAY
|
|
`endif
|
|
|
|
`ifdef BSV_POSITIVE_RESET
|
|
`define BSV_RESET_VALUE 1'b1
|
|
`define BSV_RESET_EDGE posedge
|
|
`else
|
|
`define BSV_RESET_VALUE 1'b0
|
|
`define BSV_RESET_EDGE negedge
|
|
`endif
|
|
|
|
module mkDM_Run_Control(CLK,
|
|
RST_N,
|
|
|
|
dmactive,
|
|
RDY_dmactive,
|
|
|
|
EN_reset,
|
|
RDY_reset,
|
|
|
|
av_read_dm_addr,
|
|
EN_av_read,
|
|
av_read,
|
|
RDY_av_read,
|
|
|
|
write_dm_addr,
|
|
write_dm_word,
|
|
EN_write,
|
|
RDY_write,
|
|
|
|
EN_hart0_get_reset_req_get,
|
|
RDY_hart0_get_reset_req_get,
|
|
|
|
EN_hart0_client_run_halt_request_get,
|
|
hart0_client_run_halt_request_get,
|
|
RDY_hart0_client_run_halt_request_get,
|
|
|
|
hart0_client_run_halt_response_put,
|
|
EN_hart0_client_run_halt_response_put,
|
|
RDY_hart0_client_run_halt_response_put,
|
|
|
|
EN_hart0_get_other_req_get,
|
|
hart0_get_other_req_get,
|
|
RDY_hart0_get_other_req_get,
|
|
|
|
EN_get_ndm_reset_req_get,
|
|
RDY_get_ndm_reset_req_get);
|
|
input CLK;
|
|
input RST_N;
|
|
|
|
// value method dmactive
|
|
output dmactive;
|
|
output RDY_dmactive;
|
|
|
|
// action method reset
|
|
input EN_reset;
|
|
output RDY_reset;
|
|
|
|
// actionvalue method av_read
|
|
input [6 : 0] av_read_dm_addr;
|
|
input EN_av_read;
|
|
output [31 : 0] av_read;
|
|
output RDY_av_read;
|
|
|
|
// action method write
|
|
input [6 : 0] write_dm_addr;
|
|
input [31 : 0] write_dm_word;
|
|
input EN_write;
|
|
output RDY_write;
|
|
|
|
// action method hart0_get_reset_req_get
|
|
input EN_hart0_get_reset_req_get;
|
|
output RDY_hart0_get_reset_req_get;
|
|
|
|
// actionvalue method hart0_client_run_halt_request_get
|
|
input EN_hart0_client_run_halt_request_get;
|
|
output hart0_client_run_halt_request_get;
|
|
output RDY_hart0_client_run_halt_request_get;
|
|
|
|
// action method hart0_client_run_halt_response_put
|
|
input hart0_client_run_halt_response_put;
|
|
input EN_hart0_client_run_halt_response_put;
|
|
output RDY_hart0_client_run_halt_response_put;
|
|
|
|
// actionvalue method hart0_get_other_req_get
|
|
input EN_hart0_get_other_req_get;
|
|
output [3 : 0] hart0_get_other_req_get;
|
|
output RDY_hart0_get_other_req_get;
|
|
|
|
// action method get_ndm_reset_req_get
|
|
input EN_get_ndm_reset_req_get;
|
|
output RDY_get_ndm_reset_req_get;
|
|
|
|
// signals for module outputs
|
|
reg [31 : 0] av_read;
|
|
wire [3 : 0] hart0_get_other_req_get;
|
|
wire RDY_av_read,
|
|
RDY_dmactive,
|
|
RDY_get_ndm_reset_req_get,
|
|
RDY_hart0_client_run_halt_request_get,
|
|
RDY_hart0_client_run_halt_response_put,
|
|
RDY_hart0_get_other_req_get,
|
|
RDY_hart0_get_reset_req_get,
|
|
RDY_reset,
|
|
RDY_write,
|
|
dmactive,
|
|
hart0_client_run_halt_request_get;
|
|
|
|
// register rg_dmcontrol_dmactive
|
|
reg rg_dmcontrol_dmactive;
|
|
wire rg_dmcontrol_dmactive$D_IN, rg_dmcontrol_dmactive$EN;
|
|
|
|
// register rg_dmcontrol_haltreq
|
|
reg rg_dmcontrol_haltreq;
|
|
wire rg_dmcontrol_haltreq$D_IN, rg_dmcontrol_haltreq$EN;
|
|
|
|
// register rg_dmcontrol_hartreset
|
|
reg rg_dmcontrol_hartreset;
|
|
wire rg_dmcontrol_hartreset$D_IN, rg_dmcontrol_hartreset$EN;
|
|
|
|
// register rg_dmcontrol_ndmreset
|
|
reg rg_dmcontrol_ndmreset;
|
|
wire rg_dmcontrol_ndmreset$D_IN, rg_dmcontrol_ndmreset$EN;
|
|
|
|
// register rg_dmstatus_allresumeack
|
|
reg rg_dmstatus_allresumeack;
|
|
reg rg_dmstatus_allresumeack$D_IN;
|
|
wire rg_dmstatus_allresumeack$EN;
|
|
|
|
// register rg_hart0_running
|
|
reg rg_hart0_running;
|
|
reg rg_hart0_running$D_IN;
|
|
wire rg_hart0_running$EN;
|
|
|
|
// register rg_verbosity
|
|
reg [3 : 0] rg_verbosity;
|
|
wire [3 : 0] rg_verbosity$D_IN;
|
|
wire rg_verbosity$EN;
|
|
|
|
// ports of submodule f_hart0_other_reqs
|
|
wire [3 : 0] f_hart0_other_reqs$D_IN, f_hart0_other_reqs$D_OUT;
|
|
wire f_hart0_other_reqs$CLR,
|
|
f_hart0_other_reqs$DEQ,
|
|
f_hart0_other_reqs$EMPTY_N,
|
|
f_hart0_other_reqs$ENQ,
|
|
f_hart0_other_reqs$FULL_N;
|
|
|
|
// ports of submodule f_hart0_reset_reqs
|
|
wire f_hart0_reset_reqs$CLR,
|
|
f_hart0_reset_reqs$DEQ,
|
|
f_hart0_reset_reqs$EMPTY_N,
|
|
f_hart0_reset_reqs$ENQ,
|
|
f_hart0_reset_reqs$FULL_N;
|
|
|
|
// ports of submodule f_hart0_run_halt_reqs
|
|
wire f_hart0_run_halt_reqs$CLR,
|
|
f_hart0_run_halt_reqs$DEQ,
|
|
f_hart0_run_halt_reqs$D_IN,
|
|
f_hart0_run_halt_reqs$D_OUT,
|
|
f_hart0_run_halt_reqs$EMPTY_N,
|
|
f_hart0_run_halt_reqs$ENQ,
|
|
f_hart0_run_halt_reqs$FULL_N;
|
|
|
|
// ports of submodule f_hart0_run_halt_rsps
|
|
wire f_hart0_run_halt_rsps$CLR,
|
|
f_hart0_run_halt_rsps$DEQ,
|
|
f_hart0_run_halt_rsps$D_IN,
|
|
f_hart0_run_halt_rsps$D_OUT,
|
|
f_hart0_run_halt_rsps$EMPTY_N,
|
|
f_hart0_run_halt_rsps$ENQ,
|
|
f_hart0_run_halt_rsps$FULL_N;
|
|
|
|
// ports of submodule f_ndm_reset_reqs
|
|
wire f_ndm_reset_reqs$CLR,
|
|
f_ndm_reset_reqs$DEQ,
|
|
f_ndm_reset_reqs$EMPTY_N,
|
|
f_ndm_reset_reqs$ENQ,
|
|
f_ndm_reset_reqs$FULL_N;
|
|
|
|
// rule scheduling signals
|
|
wire CAN_FIRE_RL_rl_hart0_run_rsp,
|
|
CAN_FIRE_av_read,
|
|
CAN_FIRE_get_ndm_reset_req_get,
|
|
CAN_FIRE_hart0_client_run_halt_request_get,
|
|
CAN_FIRE_hart0_client_run_halt_response_put,
|
|
CAN_FIRE_hart0_get_other_req_get,
|
|
CAN_FIRE_hart0_get_reset_req_get,
|
|
CAN_FIRE_reset,
|
|
CAN_FIRE_write,
|
|
WILL_FIRE_RL_rl_hart0_run_rsp,
|
|
WILL_FIRE_av_read,
|
|
WILL_FIRE_get_ndm_reset_req_get,
|
|
WILL_FIRE_hart0_client_run_halt_request_get,
|
|
WILL_FIRE_hart0_client_run_halt_response_put,
|
|
WILL_FIRE_hart0_get_other_req_get,
|
|
WILL_FIRE_hart0_get_reset_req_get,
|
|
WILL_FIRE_reset,
|
|
WILL_FIRE_write;
|
|
|
|
// inputs to muxes for submodule ports
|
|
wire MUX_rg_dmstatus_allresumeack$write_1__SEL_2,
|
|
MUX_rg_dmstatus_allresumeack$write_1__SEL_3,
|
|
MUX_rg_hart0_running$write_1__SEL_3,
|
|
MUX_rg_verbosity$write_1__SEL_2;
|
|
|
|
// remaining internal signals
|
|
wire [31 : 0] haltsum__h505,
|
|
virt_rg_dmcontrol__h670,
|
|
virt_rg_dmstatus__h543;
|
|
wire write_dm_addr_EQ_0x10_6_AND_write_dm_word_BIT__ETC___d72,
|
|
write_dm_addr_EQ_0x10_6_AND_write_dm_word_BIT__ETC___d77;
|
|
|
|
// value method dmactive
|
|
assign dmactive = rg_dmcontrol_dmactive ;
|
|
assign RDY_dmactive = 1'd1 ;
|
|
|
|
// action method reset
|
|
assign RDY_reset = 1'd1 ;
|
|
assign CAN_FIRE_reset = 1'd1 ;
|
|
assign WILL_FIRE_reset = EN_reset ;
|
|
|
|
// actionvalue method av_read
|
|
always@(av_read_dm_addr or
|
|
rg_verbosity or
|
|
virt_rg_dmcontrol__h670 or virt_rg_dmstatus__h543 or haltsum__h505)
|
|
begin
|
|
case (av_read_dm_addr)
|
|
7'h10: av_read = virt_rg_dmcontrol__h670;
|
|
7'h11: av_read = virt_rg_dmstatus__h543;
|
|
7'h13, 7'h40: av_read = haltsum__h505;
|
|
default: av_read = { 28'd0, rg_verbosity };
|
|
endcase
|
|
end
|
|
assign RDY_av_read = 1'd1 ;
|
|
assign CAN_FIRE_av_read = 1'd1 ;
|
|
assign WILL_FIRE_av_read = EN_av_read ;
|
|
|
|
// action method write
|
|
assign RDY_write =
|
|
f_ndm_reset_reqs$FULL_N && f_hart0_reset_reqs$FULL_N &&
|
|
f_hart0_run_halt_reqs$FULL_N &&
|
|
f_hart0_other_reqs$FULL_N ;
|
|
assign CAN_FIRE_write =
|
|
f_ndm_reset_reqs$FULL_N && f_hart0_reset_reqs$FULL_N &&
|
|
f_hart0_run_halt_reqs$FULL_N &&
|
|
f_hart0_other_reqs$FULL_N ;
|
|
assign WILL_FIRE_write = EN_write ;
|
|
|
|
// action method hart0_get_reset_req_get
|
|
assign RDY_hart0_get_reset_req_get = f_hart0_reset_reqs$EMPTY_N ;
|
|
assign CAN_FIRE_hart0_get_reset_req_get = f_hart0_reset_reqs$EMPTY_N ;
|
|
assign WILL_FIRE_hart0_get_reset_req_get = EN_hart0_get_reset_req_get ;
|
|
|
|
// actionvalue method hart0_client_run_halt_request_get
|
|
assign hart0_client_run_halt_request_get = f_hart0_run_halt_reqs$D_OUT ;
|
|
assign RDY_hart0_client_run_halt_request_get =
|
|
f_hart0_run_halt_reqs$EMPTY_N ;
|
|
assign CAN_FIRE_hart0_client_run_halt_request_get =
|
|
f_hart0_run_halt_reqs$EMPTY_N ;
|
|
assign WILL_FIRE_hart0_client_run_halt_request_get =
|
|
EN_hart0_client_run_halt_request_get ;
|
|
|
|
// action method hart0_client_run_halt_response_put
|
|
assign RDY_hart0_client_run_halt_response_put =
|
|
f_hart0_run_halt_rsps$FULL_N ;
|
|
assign CAN_FIRE_hart0_client_run_halt_response_put =
|
|
f_hart0_run_halt_rsps$FULL_N ;
|
|
assign WILL_FIRE_hart0_client_run_halt_response_put =
|
|
EN_hart0_client_run_halt_response_put ;
|
|
|
|
// actionvalue method hart0_get_other_req_get
|
|
assign hart0_get_other_req_get = f_hart0_other_reqs$D_OUT ;
|
|
assign RDY_hart0_get_other_req_get = f_hart0_other_reqs$EMPTY_N ;
|
|
assign CAN_FIRE_hart0_get_other_req_get = f_hart0_other_reqs$EMPTY_N ;
|
|
assign WILL_FIRE_hart0_get_other_req_get = EN_hart0_get_other_req_get ;
|
|
|
|
// action method get_ndm_reset_req_get
|
|
assign RDY_get_ndm_reset_req_get = f_ndm_reset_reqs$EMPTY_N ;
|
|
assign CAN_FIRE_get_ndm_reset_req_get = f_ndm_reset_reqs$EMPTY_N ;
|
|
assign WILL_FIRE_get_ndm_reset_req_get = EN_get_ndm_reset_req_get ;
|
|
|
|
// submodule f_hart0_other_reqs
|
|
FIFO2 #(.width(32'd4), .guarded(32'd1)) f_hart0_other_reqs(.RST(RST_N),
|
|
.CLK(CLK),
|
|
.D_IN(f_hart0_other_reqs$D_IN),
|
|
.ENQ(f_hart0_other_reqs$ENQ),
|
|
.DEQ(f_hart0_other_reqs$DEQ),
|
|
.CLR(f_hart0_other_reqs$CLR),
|
|
.D_OUT(f_hart0_other_reqs$D_OUT),
|
|
.FULL_N(f_hart0_other_reqs$FULL_N),
|
|
.EMPTY_N(f_hart0_other_reqs$EMPTY_N));
|
|
|
|
// submodule f_hart0_reset_reqs
|
|
FIFO20 #(.guarded(32'd1)) f_hart0_reset_reqs(.RST(RST_N),
|
|
.CLK(CLK),
|
|
.ENQ(f_hart0_reset_reqs$ENQ),
|
|
.DEQ(f_hart0_reset_reqs$DEQ),
|
|
.CLR(f_hart0_reset_reqs$CLR),
|
|
.FULL_N(f_hart0_reset_reqs$FULL_N),
|
|
.EMPTY_N(f_hart0_reset_reqs$EMPTY_N));
|
|
|
|
// submodule f_hart0_run_halt_reqs
|
|
FIFO2 #(.width(32'd1), .guarded(32'd1)) f_hart0_run_halt_reqs(.RST(RST_N),
|
|
.CLK(CLK),
|
|
.D_IN(f_hart0_run_halt_reqs$D_IN),
|
|
.ENQ(f_hart0_run_halt_reqs$ENQ),
|
|
.DEQ(f_hart0_run_halt_reqs$DEQ),
|
|
.CLR(f_hart0_run_halt_reqs$CLR),
|
|
.D_OUT(f_hart0_run_halt_reqs$D_OUT),
|
|
.FULL_N(f_hart0_run_halt_reqs$FULL_N),
|
|
.EMPTY_N(f_hart0_run_halt_reqs$EMPTY_N));
|
|
|
|
// submodule f_hart0_run_halt_rsps
|
|
FIFO2 #(.width(32'd1), .guarded(32'd1)) f_hart0_run_halt_rsps(.RST(RST_N),
|
|
.CLK(CLK),
|
|
.D_IN(f_hart0_run_halt_rsps$D_IN),
|
|
.ENQ(f_hart0_run_halt_rsps$ENQ),
|
|
.DEQ(f_hart0_run_halt_rsps$DEQ),
|
|
.CLR(f_hart0_run_halt_rsps$CLR),
|
|
.D_OUT(f_hart0_run_halt_rsps$D_OUT),
|
|
.FULL_N(f_hart0_run_halt_rsps$FULL_N),
|
|
.EMPTY_N(f_hart0_run_halt_rsps$EMPTY_N));
|
|
|
|
// submodule f_ndm_reset_reqs
|
|
FIFO20 #(.guarded(32'd1)) f_ndm_reset_reqs(.RST(RST_N),
|
|
.CLK(CLK),
|
|
.ENQ(f_ndm_reset_reqs$ENQ),
|
|
.DEQ(f_ndm_reset_reqs$DEQ),
|
|
.CLR(f_ndm_reset_reqs$CLR),
|
|
.FULL_N(f_ndm_reset_reqs$FULL_N),
|
|
.EMPTY_N(f_ndm_reset_reqs$EMPTY_N));
|
|
|
|
// rule RL_rl_hart0_run_rsp
|
|
assign CAN_FIRE_RL_rl_hart0_run_rsp = f_hart0_run_halt_rsps$EMPTY_N ;
|
|
assign WILL_FIRE_RL_rl_hart0_run_rsp = f_hart0_run_halt_rsps$EMPTY_N ;
|
|
|
|
// inputs to muxes for submodule ports
|
|
assign MUX_rg_dmstatus_allresumeack$write_1__SEL_2 =
|
|
f_hart0_run_halt_rsps$EMPTY_N && f_hart0_run_halt_rsps$D_OUT ;
|
|
assign MUX_rg_dmstatus_allresumeack$write_1__SEL_3 =
|
|
EN_write &&
|
|
write_dm_addr_EQ_0x10_6_AND_write_dm_word_BIT__ETC___d77 ;
|
|
assign MUX_rg_hart0_running$write_1__SEL_3 =
|
|
EN_write && write_dm_addr == 7'h10 && write_dm_word[0] &&
|
|
(write_dm_word[1] || write_dm_word[29]) ;
|
|
assign MUX_rg_verbosity$write_1__SEL_2 =
|
|
EN_write && write_dm_addr == 7'h60 ;
|
|
|
|
// register rg_dmcontrol_dmactive
|
|
assign rg_dmcontrol_dmactive$D_IN = EN_reset || write_dm_word[0] ;
|
|
assign rg_dmcontrol_dmactive$EN =
|
|
EN_write && write_dm_addr == 7'h10 || EN_reset ;
|
|
|
|
// register rg_dmcontrol_haltreq
|
|
assign rg_dmcontrol_haltreq$D_IN = !EN_reset && write_dm_word[31] ;
|
|
assign rg_dmcontrol_haltreq$EN =
|
|
EN_write && write_dm_addr == 7'h10 || EN_reset ;
|
|
|
|
// register rg_dmcontrol_hartreset
|
|
assign rg_dmcontrol_hartreset$D_IN = !EN_reset && write_dm_word[29] ;
|
|
assign rg_dmcontrol_hartreset$EN =
|
|
EN_write && write_dm_addr == 7'h10 || EN_reset ;
|
|
|
|
// register rg_dmcontrol_ndmreset
|
|
assign rg_dmcontrol_ndmreset$D_IN = !EN_reset && write_dm_word[1] ;
|
|
assign rg_dmcontrol_ndmreset$EN =
|
|
EN_write && write_dm_addr == 7'h10 || EN_reset ;
|
|
|
|
// register rg_dmstatus_allresumeack
|
|
always@(EN_reset or
|
|
MUX_rg_dmstatus_allresumeack$write_1__SEL_2 or
|
|
MUX_rg_dmstatus_allresumeack$write_1__SEL_3)
|
|
case (1'b1)
|
|
EN_reset: rg_dmstatus_allresumeack$D_IN = 1'd0;
|
|
MUX_rg_dmstatus_allresumeack$write_1__SEL_2:
|
|
rg_dmstatus_allresumeack$D_IN = 1'd1;
|
|
MUX_rg_dmstatus_allresumeack$write_1__SEL_3:
|
|
rg_dmstatus_allresumeack$D_IN = 1'd0;
|
|
default: rg_dmstatus_allresumeack$D_IN = 1'b0 /* unspecified value */ ;
|
|
endcase
|
|
assign rg_dmstatus_allresumeack$EN =
|
|
f_hart0_run_halt_rsps$EMPTY_N && f_hart0_run_halt_rsps$D_OUT ||
|
|
EN_write &&
|
|
write_dm_addr_EQ_0x10_6_AND_write_dm_word_BIT__ETC___d77 ||
|
|
EN_reset ;
|
|
|
|
// register rg_hart0_running
|
|
always@(EN_reset or
|
|
f_hart0_run_halt_rsps$EMPTY_N or
|
|
f_hart0_run_halt_rsps$D_OUT or MUX_rg_hart0_running$write_1__SEL_3)
|
|
case (1'b1)
|
|
EN_reset: rg_hart0_running$D_IN = 1'd1;
|
|
f_hart0_run_halt_rsps$EMPTY_N:
|
|
rg_hart0_running$D_IN = f_hart0_run_halt_rsps$D_OUT;
|
|
MUX_rg_hart0_running$write_1__SEL_3: rg_hart0_running$D_IN = 1'd1;
|
|
default: rg_hart0_running$D_IN = 1'b0 /* unspecified value */ ;
|
|
endcase
|
|
assign rg_hart0_running$EN =
|
|
EN_write && write_dm_addr == 7'h10 && write_dm_word[0] &&
|
|
(write_dm_word[1] || write_dm_word[29]) ||
|
|
f_hart0_run_halt_rsps$EMPTY_N ||
|
|
EN_reset ;
|
|
|
|
// register rg_verbosity
|
|
assign rg_verbosity$D_IN = EN_reset ? 4'd0 : write_dm_word[3:0] ;
|
|
assign rg_verbosity$EN = EN_write && write_dm_addr == 7'h60 || EN_reset ;
|
|
|
|
// submodule f_hart0_other_reqs
|
|
assign f_hart0_other_reqs$D_IN = write_dm_word[3:0] ;
|
|
assign f_hart0_other_reqs$ENQ = MUX_rg_verbosity$write_1__SEL_2 ;
|
|
assign f_hart0_other_reqs$DEQ = EN_hart0_get_other_req_get ;
|
|
assign f_hart0_other_reqs$CLR = 1'b0 ;
|
|
|
|
// submodule f_hart0_reset_reqs
|
|
assign f_hart0_reset_reqs$ENQ =
|
|
EN_write && write_dm_addr == 7'h10 && write_dm_word[0] &&
|
|
!write_dm_word[1] &&
|
|
write_dm_word[29] ;
|
|
assign f_hart0_reset_reqs$DEQ = EN_hart0_get_reset_req_get ;
|
|
assign f_hart0_reset_reqs$CLR = EN_reset ;
|
|
|
|
// submodule f_hart0_run_halt_reqs
|
|
assign f_hart0_run_halt_reqs$D_IN = write_dm_word[30] && !rg_hart0_running ;
|
|
assign f_hart0_run_halt_reqs$ENQ =
|
|
EN_write &&
|
|
write_dm_addr_EQ_0x10_6_AND_write_dm_word_BIT__ETC___d72 ;
|
|
assign f_hart0_run_halt_reqs$DEQ = EN_hart0_client_run_halt_request_get ;
|
|
assign f_hart0_run_halt_reqs$CLR = EN_reset ;
|
|
|
|
// submodule f_hart0_run_halt_rsps
|
|
assign f_hart0_run_halt_rsps$D_IN = hart0_client_run_halt_response_put ;
|
|
assign f_hart0_run_halt_rsps$ENQ = EN_hart0_client_run_halt_response_put ;
|
|
assign f_hart0_run_halt_rsps$DEQ = f_hart0_run_halt_rsps$EMPTY_N ;
|
|
assign f_hart0_run_halt_rsps$CLR = EN_reset ;
|
|
|
|
// submodule f_ndm_reset_reqs
|
|
assign f_ndm_reset_reqs$ENQ =
|
|
EN_write && write_dm_addr == 7'h10 && write_dm_word[0] &&
|
|
write_dm_word[1] ;
|
|
assign f_ndm_reset_reqs$DEQ = EN_get_ndm_reset_req_get ;
|
|
assign f_ndm_reset_reqs$CLR = EN_reset ;
|
|
|
|
// remaining internal signals
|
|
assign haltsum__h505 = { 31'h0, !rg_hart0_running } ;
|
|
assign virt_rg_dmcontrol__h670 =
|
|
{ 2'b0,
|
|
rg_dmcontrol_hartreset,
|
|
27'd0,
|
|
rg_dmcontrol_ndmreset,
|
|
rg_dmcontrol_dmactive } ;
|
|
assign virt_rg_dmstatus__h543 =
|
|
{ 14'b0,
|
|
rg_dmstatus_allresumeack,
|
|
rg_dmstatus_allresumeack,
|
|
4'd0,
|
|
rg_hart0_running,
|
|
rg_hart0_running,
|
|
!rg_hart0_running,
|
|
!rg_hart0_running,
|
|
8'd130 } ;
|
|
assign write_dm_addr_EQ_0x10_6_AND_write_dm_word_BIT__ETC___d72 =
|
|
write_dm_addr == 7'h10 && write_dm_word[0] &&
|
|
!write_dm_word[1] &&
|
|
!write_dm_word[29] &&
|
|
(!write_dm_word[31] || !write_dm_word[30]) &&
|
|
(write_dm_word[30] && !rg_hart0_running ||
|
|
write_dm_word[31] && rg_hart0_running) ;
|
|
assign write_dm_addr_EQ_0x10_6_AND_write_dm_word_BIT__ETC___d77 =
|
|
write_dm_addr == 7'h10 && write_dm_word[0] &&
|
|
!write_dm_word[1] &&
|
|
!write_dm_word[29] &&
|
|
!write_dm_word[31] &&
|
|
write_dm_word[30] &&
|
|
!rg_hart0_running ;
|
|
|
|
// handling of inlined registers
|
|
|
|
always@(posedge CLK)
|
|
begin
|
|
if (RST_N == `BSV_RESET_VALUE)
|
|
begin
|
|
rg_dmcontrol_dmactive <= `BSV_ASSIGNMENT_DELAY 1'd0;
|
|
end
|
|
else
|
|
begin
|
|
if (rg_dmcontrol_dmactive$EN)
|
|
rg_dmcontrol_dmactive <= `BSV_ASSIGNMENT_DELAY
|
|
rg_dmcontrol_dmactive$D_IN;
|
|
end
|
|
if (rg_dmcontrol_haltreq$EN)
|
|
rg_dmcontrol_haltreq <= `BSV_ASSIGNMENT_DELAY rg_dmcontrol_haltreq$D_IN;
|
|
if (rg_dmcontrol_hartreset$EN)
|
|
rg_dmcontrol_hartreset <= `BSV_ASSIGNMENT_DELAY
|
|
rg_dmcontrol_hartreset$D_IN;
|
|
if (rg_dmcontrol_ndmreset$EN)
|
|
rg_dmcontrol_ndmreset <= `BSV_ASSIGNMENT_DELAY
|
|
rg_dmcontrol_ndmreset$D_IN;
|
|
if (rg_dmstatus_allresumeack$EN)
|
|
rg_dmstatus_allresumeack <= `BSV_ASSIGNMENT_DELAY
|
|
rg_dmstatus_allresumeack$D_IN;
|
|
if (rg_hart0_running$EN)
|
|
rg_hart0_running <= `BSV_ASSIGNMENT_DELAY rg_hart0_running$D_IN;
|
|
if (rg_verbosity$EN)
|
|
rg_verbosity <= `BSV_ASSIGNMENT_DELAY rg_verbosity$D_IN;
|
|
end
|
|
|
|
// synopsys translate_off
|
|
`ifdef BSV_NO_INITIAL_BLOCKS
|
|
`else // not BSV_NO_INITIAL_BLOCKS
|
|
initial
|
|
begin
|
|
rg_dmcontrol_dmactive = 1'h0;
|
|
rg_dmcontrol_haltreq = 1'h0;
|
|
rg_dmcontrol_hartreset = 1'h0;
|
|
rg_dmcontrol_ndmreset = 1'h0;
|
|
rg_dmstatus_allresumeack = 1'h0;
|
|
rg_hart0_running = 1'h0;
|
|
rg_verbosity = 4'hA;
|
|
end
|
|
`endif // BSV_NO_INITIAL_BLOCKS
|
|
// synopsys translate_on
|
|
|
|
// handling of system tasks
|
|
|
|
// synopsys translate_off
|
|
always@(negedge CLK)
|
|
begin
|
|
#0;
|
|
if (RST_N != `BSV_RESET_VALUE)
|
|
if (EN_write && write_dm_addr == 7'h10 && write_dm_word[0] &&
|
|
write_dm_word[1])
|
|
$display("DM_Run_Control.write: dmcontrol 0x%08h: ndmreset=1: resetting platform",
|
|
write_dm_word);
|
|
if (RST_N != `BSV_RESET_VALUE)
|
|
if (EN_write && write_dm_addr == 7'h10 && write_dm_word[0] &&
|
|
write_dm_word[1] &&
|
|
write_dm_word[29])
|
|
$display("DM_Run_Control.write: WARNING: in word written to dmcontrol (0x%08h):",
|
|
write_dm_word);
|
|
if (RST_N != `BSV_RESET_VALUE)
|
|
if (EN_write && write_dm_addr == 7'h10 && write_dm_word[0] &&
|
|
write_dm_word[1] &&
|
|
write_dm_word[29])
|
|
$display(" Both ndmreset (bit 1) and hartreset (bit 29) are asserted");
|
|
if (RST_N != `BSV_RESET_VALUE)
|
|
if (EN_write && write_dm_addr == 7'h10 && write_dm_word[0] &&
|
|
write_dm_word[1] &&
|
|
write_dm_word[29])
|
|
$display(" ndmreset has priority; ignoring hartreset");
|
|
if (RST_N != `BSV_RESET_VALUE)
|
|
if (EN_write && write_dm_addr == 7'h10 && write_dm_word[0] &&
|
|
!write_dm_word[1] &&
|
|
!write_dm_word[29] &&
|
|
write_dm_word[26])
|
|
$display("DM_Run_Control.write: ERROR: dmcontrol 0x%08h: 'hasel' is not supported",
|
|
write_dm_word);
|
|
if (RST_N != `BSV_RESET_VALUE)
|
|
if (EN_write && write_dm_addr == 7'h10 && write_dm_word[0] &&
|
|
!write_dm_word[1] &&
|
|
!write_dm_word[29] &&
|
|
write_dm_word[25:16] != 10'd0)
|
|
$display("DM_Run_Control.write: ERROR: dmcontrol 0x%08h: hartsel 0x%0h not supported",
|
|
write_dm_word,
|
|
write_dm_word[25:16]);
|
|
if (RST_N != `BSV_RESET_VALUE)
|
|
if (EN_write && write_dm_addr == 7'h10 && write_dm_word[0] &&
|
|
!write_dm_word[1] &&
|
|
!write_dm_word[29] &&
|
|
write_dm_word[31] &&
|
|
write_dm_word[30])
|
|
$display("DM_Run_Control.write: ERROR: dmcontrol 0x%08h: haltreq=1 and resumereq=1",
|
|
write_dm_word);
|
|
if (RST_N != `BSV_RESET_VALUE)
|
|
if (EN_write && write_dm_addr == 7'h10 && write_dm_word[0] &&
|
|
!write_dm_word[1] &&
|
|
!write_dm_word[29] &&
|
|
write_dm_word[31] &&
|
|
write_dm_word[30])
|
|
$display(" This behavior is 'undefined' in the spec; ignoring");
|
|
if (RST_N != `BSV_RESET_VALUE)
|
|
if (EN_write &&
|
|
write_dm_addr_EQ_0x10_6_AND_write_dm_word_BIT__ETC___d77)
|
|
$display("DM_Run_Control.write: hart0 resume request");
|
|
if (RST_N != `BSV_RESET_VALUE)
|
|
if (EN_write && write_dm_addr == 7'h10 && write_dm_word[0] &&
|
|
!write_dm_word[1] &&
|
|
!write_dm_word[29] &&
|
|
!write_dm_word[30] &&
|
|
write_dm_word[31] &&
|
|
rg_hart0_running)
|
|
$display("DM_Run_Control.write: hart0 halt request");
|
|
if (RST_N != `BSV_RESET_VALUE)
|
|
if (EN_write && write_dm_addr == 7'h10 && !write_dm_word[0])
|
|
$display("DM_Run_Control.write: dmcontrol 0x%08h (dmactive=0): resetting Debug Module",
|
|
write_dm_word);
|
|
if (RST_N != `BSV_RESET_VALUE)
|
|
if (EN_write && write_dm_addr == 7'h10 && !write_dm_word[0] &&
|
|
write_dm_word[1])
|
|
$display("DM_Run_Control.write: WARNING: in word written to dmcontrol (0x%08h):",
|
|
write_dm_word);
|
|
if (RST_N != `BSV_RESET_VALUE)
|
|
if (EN_write && write_dm_addr == 7'h10 && !write_dm_word[0] &&
|
|
write_dm_word[1])
|
|
$display(" [1] (ndmreset) and [0] (dmactive) both asserted");
|
|
if (RST_N != `BSV_RESET_VALUE)
|
|
if (EN_write && write_dm_addr == 7'h10 && !write_dm_word[0] &&
|
|
write_dm_word[1])
|
|
$display(" dmactive has priority; ignoring ndmreset");
|
|
if (RST_N != `BSV_RESET_VALUE)
|
|
if (EN_write && write_dm_addr == 7'h10 && !write_dm_word[0] &&
|
|
write_dm_word[29])
|
|
$display("DM_Run_Control.write: WARNING: in word written to dmcontrol (0x%08h):",
|
|
write_dm_word);
|
|
if (RST_N != `BSV_RESET_VALUE)
|
|
if (EN_write && write_dm_addr == 7'h10 && !write_dm_word[0] &&
|
|
write_dm_word[29])
|
|
$display(" [29] (hartreset) and [0] (dmactive) both asserted");
|
|
if (RST_N != `BSV_RESET_VALUE)
|
|
if (EN_write && write_dm_addr == 7'h10 && !write_dm_word[0] &&
|
|
write_dm_word[29])
|
|
$display(" dmactive has priority; ignoring hartreset");
|
|
if (RST_N != `BSV_RESET_VALUE)
|
|
if (f_hart0_run_halt_rsps$EMPTY_N && f_hart0_run_halt_rsps$D_OUT)
|
|
$display("DM_Run_Control: hart0 running");
|
|
if (RST_N != `BSV_RESET_VALUE)
|
|
if (f_hart0_run_halt_rsps$EMPTY_N && !f_hart0_run_halt_rsps$D_OUT)
|
|
$display("DM_Run_Control: hart0 halted");
|
|
end
|
|
// synopsys translate_on
|
|
endmodule // mkDM_Run_Control
|
|
|