Cheri-research/Toooba
1
0
Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity
Files
4c19a34eda5653bd0fc0fdb512ca8788ca33eceb
Toooba/src_SSITH_P3/Verilog_RTL_sim/mkProc.v
Jessica Clarke 72f49a1109 Regenerate verilog
2020-07-16 19:35:51 +01:00

14276 lines
614 KiB
Verilog
Raw Blame History

//
// Generated by Bluespec Compiler, version 2019.05.beta2 (build a88bf40db, 2019-05-24)
//
// On Thu Jul 16 18:26:29 BST 2020
//
//
// Ports:
// Name I/O size props
// RDY_start O 1
// master0_awid O 5
// master0_awaddr O 64
// master0_awlen O 8
// master0_awsize O 3
// master0_awburst O 2
// master0_awlock O 1
// master0_awcache O 4
// master0_awprot O 3
// master0_awqos O 4
// master0_awregion O 4
// master0_awvalid O 1
// master0_wdata O 64
// master0_wstrb O 8
// master0_wlast O 1
// master0_wuser O 1
// master0_wvalid O 1
// master0_bready O 1
// master0_arid O 5
// master0_araddr O 64
// master0_arlen O 8
// master0_arsize O 3
// master0_arburst O 2
// master0_arlock O 1
// master0_arcache O 4
// master0_arprot O 3
// master0_arqos O 4
// master0_arregion O 4
// master0_arvalid O 1
// master0_rready O 1
// master1_aw_canPeek O 1 reg
// master1_aw_peek O 97 reg
// RDY_master1_aw_peek O 1 reg
// RDY_master1_aw_drop O 1 reg
// master1_w_canPeek O 1 reg
// master1_w_peek O 74 reg
// RDY_master1_w_peek O 1 reg
// RDY_master1_w_drop O 1 reg
// master1_b_canPut O 1 reg
// RDY_master1_b_put O 1 reg
// master1_ar_canPeek O 1 reg
// master1_ar_peek O 97 reg
// RDY_master1_ar_peek O 1 reg
// RDY_master1_ar_drop O 1 reg
// master1_r_canPut O 1 reg
// RDY_master1_r_put O 1 reg
// RDY_set_verbosity O 1 const
// debug_module_mem_server_awready O 1
// debug_module_mem_server_wready O 1
// debug_module_mem_server_bid O 5
// debug_module_mem_server_bresp O 2
// debug_module_mem_server_bvalid O 1
// debug_module_mem_server_arready O 1
// debug_module_mem_server_rid O 5
// debug_module_mem_server_rdata O 64
// debug_module_mem_server_rresp O 2
// debug_module_mem_server_rlast O 1
// debug_module_mem_server_ruser O 1
// debug_module_mem_server_rvalid O 1
// RDY_hart0_run_halt_server_request_put O 1 reg
// hart0_run_halt_server_response_get O 1 reg
// RDY_hart0_run_halt_server_response_get O 1 reg
// RDY_hart0_gpr_mem_server_request_put O 1 reg
// hart0_gpr_mem_server_response_get O 65 reg
// RDY_hart0_gpr_mem_server_response_get O 1 reg
// RDY_hart0_fpr_mem_server_request_put O 1 reg
// hart0_fpr_mem_server_response_get O 65 reg
// RDY_hart0_fpr_mem_server_response_get O 1 reg
// RDY_hart0_csr_mem_server_request_put O 1 reg
// hart0_csr_mem_server_response_get O 65 reg
// RDY_hart0_csr_mem_server_response_get O 1 reg
// RDY_hart0_put_other_req_put O 1 const
// CLK I 1 clock
// RST_N I 1 reset
// start_running I 1
// start_startpc I 64
// start_tohostAddr I 64 reg
// start_fromhostAddr I 64 reg
// master0_awready I 1
// master0_wready I 1
// master0_bvalid I 1
// master0_bid I 5
// master0_bresp I 2
// master0_arready I 1
// master0_rvalid I 1
// master0_rid I 5
// master0_rdata I 64
// master0_rresp I 2
// master0_rlast I 1
// master0_ruser I 1
// master1_b_put_val I 6 reg
// master1_r_put_val I 72 reg
// m_external_interrupt_req_set_not_clear I 1 reg
// s_external_interrupt_req_set_not_clear I 1
// non_maskable_interrupt_req_set_not_clear I 1 unused
// set_verbosity_verbosity I 4
// debug_module_mem_server_awvalid I 1
// debug_module_mem_server_awid I 5
// debug_module_mem_server_awaddr I 64
// debug_module_mem_server_awlen I 8
// debug_module_mem_server_awsize I 3
// debug_module_mem_server_awburst I 2
// debug_module_mem_server_awlock I 1
// debug_module_mem_server_awcache I 4
// debug_module_mem_server_awprot I 3
// debug_module_mem_server_awqos I 4
// debug_module_mem_server_awregion I 4
// debug_module_mem_server_wvalid I 1
// debug_module_mem_server_wdata I 64
// debug_module_mem_server_wstrb I 8
// debug_module_mem_server_wlast I 1
// debug_module_mem_server_wuser I 1
// debug_module_mem_server_bready I 1
// debug_module_mem_server_arvalid I 1
// debug_module_mem_server_arid I 5
// debug_module_mem_server_araddr I 64
// debug_module_mem_server_arlen I 8
// debug_module_mem_server_arsize I 3
// debug_module_mem_server_arburst I 2
// debug_module_mem_server_arlock I 1
// debug_module_mem_server_arcache I 4
// debug_module_mem_server_arprot I 3
// debug_module_mem_server_arqos I 4
// debug_module_mem_server_arregion I 4
// debug_module_mem_server_rready I 1
// hart0_run_halt_server_request_put I 1 reg
// hart0_gpr_mem_server_request_put I 70 reg
// hart0_fpr_mem_server_request_put I 70 reg
// hart0_csr_mem_server_request_put I 77 reg
// hart0_put_other_req_put I 4
// EN_start I 1
// EN_master1_aw_drop I 1
// EN_master1_w_drop I 1
// EN_master1_b_put I 1
// EN_master1_ar_drop I 1
// EN_master1_r_put I 1
// EN_set_verbosity I 1
// EN_hart0_run_halt_server_request_put I 1
// EN_hart0_gpr_mem_server_request_put I 1
// EN_hart0_fpr_mem_server_request_put I 1
// EN_hart0_csr_mem_server_request_put I 1
// EN_hart0_put_other_req_put I 1
// EN_hart0_run_halt_server_response_get I 1
// EN_hart0_gpr_mem_server_response_get I 1
// EN_hart0_fpr_mem_server_response_get I 1
// EN_hart0_csr_mem_server_response_get I 1
//
// Combinational paths from inputs to outputs:
// (debug_module_mem_server_awvalid,
// debug_module_mem_server_awid,
// debug_module_mem_server_awaddr,
// debug_module_mem_server_awlen,
// debug_module_mem_server_awsize,
// debug_module_mem_server_awburst,
// debug_module_mem_server_awlock,
// debug_module_mem_server_awcache,
// debug_module_mem_server_awprot,
// debug_module_mem_server_awqos,
// debug_module_mem_server_awregion,
// debug_module_mem_server_wvalid,
// debug_module_mem_server_wdata,
// debug_module_mem_server_wstrb,
// debug_module_mem_server_wlast,
// debug_module_mem_server_wuser) -> debug_module_mem_server_bid
// (debug_module_mem_server_awvalid,
// debug_module_mem_server_awid,
// debug_module_mem_server_awaddr,
// debug_module_mem_server_awlen,
// debug_module_mem_server_awsize,
// debug_module_mem_server_awburst,
// debug_module_mem_server_awlock,
// debug_module_mem_server_awcache,
// debug_module_mem_server_awprot,
// debug_module_mem_server_awqos,
// debug_module_mem_server_awregion,
// debug_module_mem_server_wvalid,
// debug_module_mem_server_wdata,
// debug_module_mem_server_wstrb,
// debug_module_mem_server_wlast,
// debug_module_mem_server_wuser) -> debug_module_mem_server_bresp
// (debug_module_mem_server_awvalid,
// debug_module_mem_server_awid,
// debug_module_mem_server_awaddr,
// debug_module_mem_server_awlen,
// debug_module_mem_server_awsize,
// debug_module_mem_server_awburst,
// debug_module_mem_server_awlock,
// debug_module_mem_server_awcache,
// debug_module_mem_server_awprot,
// debug_module_mem_server_awqos,
// debug_module_mem_server_awregion,
// debug_module_mem_server_wvalid,
// debug_module_mem_server_wdata,
// debug_module_mem_server_wstrb,
// debug_module_mem_server_wlast,
// debug_module_mem_server_wuser) -> debug_module_mem_server_buser
// (debug_module_mem_server_awvalid,
// debug_module_mem_server_awid,
// debug_module_mem_server_awaddr,
// debug_module_mem_server_awlen,
// debug_module_mem_server_awsize,
// debug_module_mem_server_awburst,
// debug_module_mem_server_awlock,
// debug_module_mem_server_awcache,
// debug_module_mem_server_awprot,
// debug_module_mem_server_awqos,
// debug_module_mem_server_awregion,
// debug_module_mem_server_wvalid,
// debug_module_mem_server_wdata,
// debug_module_mem_server_wstrb,
// debug_module_mem_server_wlast,
// debug_module_mem_server_wuser) -> debug_module_mem_server_bvalid
// (debug_module_mem_server_arvalid,
// debug_module_mem_server_arid,
// debug_module_mem_server_araddr,
// debug_module_mem_server_arlen,
// debug_module_mem_server_arsize,
// debug_module_mem_server_arburst,
// debug_module_mem_server_arlock,
// debug_module_mem_server_arcache,
// debug_module_mem_server_arprot,
// debug_module_mem_server_arqos,
// debug_module_mem_server_arregion) -> debug_module_mem_server_rid
// (debug_module_mem_server_arvalid,
// debug_module_mem_server_arid,
// debug_module_mem_server_araddr,
// debug_module_mem_server_arlen,
// debug_module_mem_server_arsize,
// debug_module_mem_server_arburst,
// debug_module_mem_server_arlock,
// debug_module_mem_server_arcache,
// debug_module_mem_server_arprot,
// debug_module_mem_server_arqos,
// debug_module_mem_server_arregion) -> debug_module_mem_server_rdata
// (debug_module_mem_server_arvalid,
// debug_module_mem_server_arid,
// debug_module_mem_server_araddr,
// debug_module_mem_server_arlen,
// debug_module_mem_server_arsize,
// debug_module_mem_server_arburst,
// debug_module_mem_server_arlock,
// debug_module_mem_server_arcache,
// debug_module_mem_server_arprot,
// debug_module_mem_server_arqos,
// debug_module_mem_server_arregion) -> debug_module_mem_server_rresp
// (debug_module_mem_server_arvalid,
// debug_module_mem_server_arid,
// debug_module_mem_server_araddr,
// debug_module_mem_server_arlen,
// debug_module_mem_server_arsize,
// debug_module_mem_server_arburst,
// debug_module_mem_server_arlock,
// debug_module_mem_server_arcache,
// debug_module_mem_server_arprot,
// debug_module_mem_server_arqos,
// debug_module_mem_server_arregion) -> debug_module_mem_server_rlast
// (debug_module_mem_server_arvalid,
// debug_module_mem_server_arid,
// debug_module_mem_server_araddr,
// debug_module_mem_server_arlen,
// debug_module_mem_server_arsize,
// debug_module_mem_server_arburst,
// debug_module_mem_server_arlock,
// debug_module_mem_server_arcache,
// debug_module_mem_server_arprot,
// debug_module_mem_server_arqos,
// debug_module_mem_server_arregion) -> debug_module_mem_server_ruser
// (debug_module_mem_server_arvalid,
// debug_module_mem_server_arid,
// debug_module_mem_server_araddr,
// debug_module_mem_server_arlen,
// debug_module_mem_server_arsize,
// debug_module_mem_server_arburst,
// debug_module_mem_server_arlock,
// debug_module_mem_server_arcache,
// debug_module_mem_server_arprot,
// debug_module_mem_server_arqos,
// debug_module_mem_server_arregion) -> debug_module_mem_server_rvalid
//
//
`ifdef BSV_ASSIGNMENT_DELAY
`else
`define BSV_ASSIGNMENT_DELAY
`endif
`ifdef BSV_POSITIVE_RESET
`define BSV_RESET_VALUE 1'b1
`define BSV_RESET_EDGE posedge
`else
`define BSV_RESET_VALUE 1'b0
`define BSV_RESET_EDGE negedge
`endif
module mkProc(CLK,
RST_N,
start_running,
start_startpc,
start_tohostAddr,
start_fromhostAddr,
EN_start,
RDY_start,
master0_awid,
master0_awaddr,
master0_awlen,
master0_awsize,
master0_awburst,
master0_awlock,
master0_awcache,
master0_awprot,
master0_awqos,
master0_awregion,
master0_awvalid,
master0_awready,
master0_wdata,
master0_wstrb,
master0_wlast,
master0_wuser,
master0_wvalid,
master0_wready,
master0_bvalid,
master0_bid,
master0_bresp,
master0_bready,
master0_arid,
master0_araddr,
master0_arlen,
master0_arsize,
master0_arburst,
master0_arlock,
master0_arcache,
master0_arprot,
master0_arqos,
master0_arregion,
master0_arvalid,
master0_arready,
master0_rvalid,
master0_rid,
master0_rdata,
master0_rresp,
master0_rlast,
master0_ruser,
master0_rready,
master1_aw_canPeek,
master1_aw_peek,
RDY_master1_aw_peek,
EN_master1_aw_drop,
RDY_master1_aw_drop,
master1_w_canPeek,
master1_w_peek,
RDY_master1_w_peek,
EN_master1_w_drop,
RDY_master1_w_drop,
master1_b_canPut,
master1_b_put_val,
EN_master1_b_put,
RDY_master1_b_put,
master1_ar_canPeek,
master1_ar_peek,
RDY_master1_ar_peek,
EN_master1_ar_drop,
RDY_master1_ar_drop,
master1_r_canPut,
master1_r_put_val,
EN_master1_r_put,
RDY_master1_r_put,
m_external_interrupt_req_set_not_clear,
s_external_interrupt_req_set_not_clear,
non_maskable_interrupt_req_set_not_clear,
set_verbosity_verbosity,
EN_set_verbosity,
RDY_set_verbosity,
debug_module_mem_server_awvalid,
debug_module_mem_server_awid,
debug_module_mem_server_awaddr,
debug_module_mem_server_awlen,
debug_module_mem_server_awsize,
debug_module_mem_server_awburst,
debug_module_mem_server_awlock,
debug_module_mem_server_awcache,
debug_module_mem_server_awprot,
debug_module_mem_server_awqos,
debug_module_mem_server_awregion,
debug_module_mem_server_awready,
debug_module_mem_server_wvalid,
debug_module_mem_server_wdata,
debug_module_mem_server_wstrb,
debug_module_mem_server_wlast,
debug_module_mem_server_wuser,
debug_module_mem_server_wready,
debug_module_mem_server_bid,
debug_module_mem_server_bresp,
debug_module_mem_server_bvalid,
debug_module_mem_server_bready,
debug_module_mem_server_arvalid,
debug_module_mem_server_arid,
debug_module_mem_server_araddr,
debug_module_mem_server_arlen,
debug_module_mem_server_arsize,
debug_module_mem_server_arburst,
debug_module_mem_server_arlock,
debug_module_mem_server_arcache,
debug_module_mem_server_arprot,
debug_module_mem_server_arqos,
debug_module_mem_server_arregion,
debug_module_mem_server_arready,
debug_module_mem_server_rid,
debug_module_mem_server_rdata,
debug_module_mem_server_rresp,
debug_module_mem_server_rlast,
debug_module_mem_server_ruser,
debug_module_mem_server_rvalid,
debug_module_mem_server_rready,
hart0_run_halt_server_request_put,
EN_hart0_run_halt_server_request_put,
RDY_hart0_run_halt_server_request_put,
EN_hart0_run_halt_server_response_get,
hart0_run_halt_server_response_get,
RDY_hart0_run_halt_server_response_get,
hart0_gpr_mem_server_request_put,
EN_hart0_gpr_mem_server_request_put,
RDY_hart0_gpr_mem_server_request_put,
EN_hart0_gpr_mem_server_response_get,
hart0_gpr_mem_server_response_get,
RDY_hart0_gpr_mem_server_response_get,
hart0_fpr_mem_server_request_put,
EN_hart0_fpr_mem_server_request_put,
RDY_hart0_fpr_mem_server_request_put,
EN_hart0_fpr_mem_server_response_get,
hart0_fpr_mem_server_response_get,
RDY_hart0_fpr_mem_server_response_get,
hart0_csr_mem_server_request_put,
EN_hart0_csr_mem_server_request_put,
RDY_hart0_csr_mem_server_request_put,
EN_hart0_csr_mem_server_response_get,
hart0_csr_mem_server_response_get,
RDY_hart0_csr_mem_server_response_get,
hart0_put_other_req_put,
EN_hart0_put_other_req_put,
RDY_hart0_put_other_req_put);
input CLK;
input RST_N;
// action method start
input start_running;
input [63 : 0] start_startpc;
input [63 : 0] start_tohostAddr;
input [63 : 0] start_fromhostAddr;
input EN_start;
output RDY_start;
// value method master0_aw_awid
output [4 : 0] master0_awid;
// value method master0_aw_awaddr
output [63 : 0] master0_awaddr;
// value method master0_aw_awlen
output [7 : 0] master0_awlen;
// value method master0_aw_awsize
output [2 : 0] master0_awsize;
// value method master0_aw_awburst
output [1 : 0] master0_awburst;
// value method master0_aw_awlock
output master0_awlock;
// value method master0_aw_awcache
output [3 : 0] master0_awcache;
// value method master0_aw_awprot
output [2 : 0] master0_awprot;
// value method master0_aw_awqos
output [3 : 0] master0_awqos;
// value method master0_aw_awregion
output [3 : 0] master0_awregion;
// value method master0_aw_awuser
// value method master0_aw_awvalid
output master0_awvalid;
// action method master0_aw_awready
input master0_awready;
// value method master0_w_wdata
output [63 : 0] master0_wdata;
// value method master0_w_wstrb
output [7 : 0] master0_wstrb;
// value method master0_w_wlast
output master0_wlast;
// value method master0_w_wuser
output master0_wuser;
// value method master0_w_wvalid
output master0_wvalid;
// action method master0_w_wready
input master0_wready;
// action method master0_b_bflit
input master0_bvalid;
input [4 : 0] master0_bid;
input [1 : 0] master0_bresp;
// value method master0_b_bready
output master0_bready;
// value method master0_ar_arid
output [4 : 0] master0_arid;
// value method master0_ar_araddr
output [63 : 0] master0_araddr;
// value method master0_ar_arlen
output [7 : 0] master0_arlen;
// value method master0_ar_arsize
output [2 : 0] master0_arsize;
// value method master0_ar_arburst
output [1 : 0] master0_arburst;
// value method master0_ar_arlock
output master0_arlock;
// value method master0_ar_arcache
output [3 : 0] master0_arcache;
// value method master0_ar_arprot
output [2 : 0] master0_arprot;
// value method master0_ar_arqos
output [3 : 0] master0_arqos;
// value method master0_ar_arregion
output [3 : 0] master0_arregion;
// value method master0_ar_aruser
// value method master0_ar_arvalid
output master0_arvalid;
// action method master0_ar_arready
input master0_arready;
// action method master0_r_rflit
input master0_rvalid;
input [4 : 0] master0_rid;
input [63 : 0] master0_rdata;
input [1 : 0] master0_rresp;
input master0_rlast;
input master0_ruser;
// value method master0_r_rready
output master0_rready;
// value method master1_aw_canPeek
output master1_aw_canPeek;
// value method master1_aw_peek
output [96 : 0] master1_aw_peek;
output RDY_master1_aw_peek;
// action method master1_aw_drop
input EN_master1_aw_drop;
output RDY_master1_aw_drop;
// value method master1_w_canPeek
output master1_w_canPeek;
// value method master1_w_peek
output [73 : 0] master1_w_peek;
output RDY_master1_w_peek;
// action method master1_w_drop
input EN_master1_w_drop;
output RDY_master1_w_drop;
// value method master1_b_canPut
output master1_b_canPut;
// action method master1_b_put
input [5 : 0] master1_b_put_val;
input EN_master1_b_put;
output RDY_master1_b_put;
// value method master1_ar_canPeek
output master1_ar_canPeek;
// value method master1_ar_peek
output [96 : 0] master1_ar_peek;
output RDY_master1_ar_peek;
// action method master1_ar_drop
input EN_master1_ar_drop;
output RDY_master1_ar_drop;
// value method master1_r_canPut
output master1_r_canPut;
// action method master1_r_put
input [71 : 0] master1_r_put_val;
input EN_master1_r_put;
output RDY_master1_r_put;
// action method m_external_interrupt_req
input m_external_interrupt_req_set_not_clear;
// action method s_external_interrupt_req
input s_external_interrupt_req_set_not_clear;
// action method non_maskable_interrupt_req
input non_maskable_interrupt_req_set_not_clear;
// action method set_verbosity
input [3 : 0] set_verbosity_verbosity;
input EN_set_verbosity;
output RDY_set_verbosity;
// action method debug_module_mem_server_aw_awflit
input debug_module_mem_server_awvalid;
input [4 : 0] debug_module_mem_server_awid;
input [63 : 0] debug_module_mem_server_awaddr;
input [7 : 0] debug_module_mem_server_awlen;
input [2 : 0] debug_module_mem_server_awsize;
input [1 : 0] debug_module_mem_server_awburst;
input debug_module_mem_server_awlock;
input [3 : 0] debug_module_mem_server_awcache;
input [2 : 0] debug_module_mem_server_awprot;
input [3 : 0] debug_module_mem_server_awqos;
input [3 : 0] debug_module_mem_server_awregion;
// value method debug_module_mem_server_aw_awready
output debug_module_mem_server_awready;
// action method debug_module_mem_server_w_wflit
input debug_module_mem_server_wvalid;
input [63 : 0] debug_module_mem_server_wdata;
input [7 : 0] debug_module_mem_server_wstrb;
input debug_module_mem_server_wlast;
input debug_module_mem_server_wuser;
// value method debug_module_mem_server_w_wready
output debug_module_mem_server_wready;
// value method debug_module_mem_server_b_bid
output [4 : 0] debug_module_mem_server_bid;
// value method debug_module_mem_server_b_bresp
output [1 : 0] debug_module_mem_server_bresp;
// value method debug_module_mem_server_b_buser
// value method debug_module_mem_server_b_bvalid
output debug_module_mem_server_bvalid;
// action method debug_module_mem_server_b_bready
input debug_module_mem_server_bready;
// action method debug_module_mem_server_ar_arflit
input debug_module_mem_server_arvalid;
input [4 : 0] debug_module_mem_server_arid;
input [63 : 0] debug_module_mem_server_araddr;
input [7 : 0] debug_module_mem_server_arlen;
input [2 : 0] debug_module_mem_server_arsize;
input [1 : 0] debug_module_mem_server_arburst;
input debug_module_mem_server_arlock;
input [3 : 0] debug_module_mem_server_arcache;
input [2 : 0] debug_module_mem_server_arprot;
input [3 : 0] debug_module_mem_server_arqos;
input [3 : 0] debug_module_mem_server_arregion;
// value method debug_module_mem_server_ar_arready
output debug_module_mem_server_arready;
// value method debug_module_mem_server_r_rid
output [4 : 0] debug_module_mem_server_rid;
// value method debug_module_mem_server_r_rdata
output [63 : 0] debug_module_mem_server_rdata;
// value method debug_module_mem_server_r_rresp
output [1 : 0] debug_module_mem_server_rresp;
// value method debug_module_mem_server_r_rlast
output debug_module_mem_server_rlast;
// value method debug_module_mem_server_r_ruser
output debug_module_mem_server_ruser;
// value method debug_module_mem_server_r_rvalid
output debug_module_mem_server_rvalid;
// action method debug_module_mem_server_r_rready
input debug_module_mem_server_rready;
// action method hart0_run_halt_server_request_put
input hart0_run_halt_server_request_put;
input EN_hart0_run_halt_server_request_put;
output RDY_hart0_run_halt_server_request_put;
// actionvalue method hart0_run_halt_server_response_get
input EN_hart0_run_halt_server_response_get;
output hart0_run_halt_server_response_get;
output RDY_hart0_run_halt_server_response_get;
// action method hart0_gpr_mem_server_request_put
input [69 : 0] hart0_gpr_mem_server_request_put;
input EN_hart0_gpr_mem_server_request_put;
output RDY_hart0_gpr_mem_server_request_put;
// actionvalue method hart0_gpr_mem_server_response_get
input EN_hart0_gpr_mem_server_response_get;
output [64 : 0] hart0_gpr_mem_server_response_get;
output RDY_hart0_gpr_mem_server_response_get;
// action method hart0_fpr_mem_server_request_put
input [69 : 0] hart0_fpr_mem_server_request_put;
input EN_hart0_fpr_mem_server_request_put;
output RDY_hart0_fpr_mem_server_request_put;
// actionvalue method hart0_fpr_mem_server_response_get
input EN_hart0_fpr_mem_server_response_get;
output [64 : 0] hart0_fpr_mem_server_response_get;
output RDY_hart0_fpr_mem_server_response_get;
// action method hart0_csr_mem_server_request_put
input [76 : 0] hart0_csr_mem_server_request_put;
input EN_hart0_csr_mem_server_request_put;
output RDY_hart0_csr_mem_server_request_put;
// actionvalue method hart0_csr_mem_server_response_get
input EN_hart0_csr_mem_server_response_get;
output [64 : 0] hart0_csr_mem_server_response_get;
output RDY_hart0_csr_mem_server_response_get;
// action method hart0_put_other_req_put
input [3 : 0] hart0_put_other_req_put;
input EN_hart0_put_other_req_put;
output RDY_hart0_put_other_req_put;
// signals for module outputs
wire [96 : 0] master1_ar_peek, master1_aw_peek;
wire [73 : 0] master1_w_peek;
wire [64 : 0] hart0_csr_mem_server_response_get,
hart0_fpr_mem_server_response_get,
hart0_gpr_mem_server_response_get;
wire [63 : 0] debug_module_mem_server_rdata,
master0_araddr,
master0_awaddr,
master0_wdata;
wire [7 : 0] master0_arlen, master0_awlen, master0_wstrb;
wire [4 : 0] debug_module_mem_server_bid,
debug_module_mem_server_rid,
master0_arid,
master0_awid;
wire [3 : 0] master0_arcache,
master0_arqos,
master0_arregion,
master0_awcache,
master0_awqos,
master0_awregion;
wire [2 : 0] master0_arprot, master0_arsize, master0_awprot, master0_awsize;
wire [1 : 0] debug_module_mem_server_bresp,
debug_module_mem_server_rresp,
master0_arburst,
master0_awburst;
wire RDY_hart0_csr_mem_server_request_put,
RDY_hart0_csr_mem_server_response_get,
RDY_hart0_fpr_mem_server_request_put,
RDY_hart0_fpr_mem_server_response_get,
RDY_hart0_gpr_mem_server_request_put,
RDY_hart0_gpr_mem_server_response_get,
RDY_hart0_put_other_req_put,
RDY_hart0_run_halt_server_request_put,
RDY_hart0_run_halt_server_response_get,
RDY_master1_ar_drop,
RDY_master1_ar_peek,
RDY_master1_aw_drop,
RDY_master1_aw_peek,
RDY_master1_b_put,
RDY_master1_r_put,
RDY_master1_w_drop,
RDY_master1_w_peek,
RDY_set_verbosity,
RDY_start,
debug_module_mem_server_arready,
debug_module_mem_server_awready,
debug_module_mem_server_bvalid,
debug_module_mem_server_rlast,
debug_module_mem_server_ruser,
debug_module_mem_server_rvalid,
debug_module_mem_server_wready,
hart0_run_halt_server_response_get,
master0_arlock,
master0_arvalid,
master0_awlock,
master0_awvalid,
master0_bready,
master0_rready,
master0_wlast,
master0_wuser,
master0_wvalid,
master1_ar_canPeek,
master1_aw_canPeek,
master1_b_canPut,
master1_r_canPut,
master1_w_canPeek;
// inlined wires
wire [584 : 0] enqDst_1_0_lat_0$wget, enqDst_1_0_lat_1$wget;
wire [583 : 0] propDstData_1_0_lat_0$wget, propDstData_1_1_lat_0$wget;
wire [98 : 0] llc_axi4_adapter_master_xactor_shim_arff_rv$port0__write_1,
llc_axi4_adapter_master_xactor_shim_arff_rv$port1__read,
llc_axi4_adapter_master_xactor_shim_arff_rv$port1__write_1,
llc_axi4_adapter_master_xactor_shim_arff_rv$port2__read,
llc_axi4_adapter_master_xactor_shim_arff_rv$port3__read,
llc_axi4_adapter_master_xactor_shim_awff_rv$port0__write_1,
llc_axi4_adapter_master_xactor_shim_awff_rv$port1__read,
llc_axi4_adapter_master_xactor_shim_awff_rv$port2__read,
llc_axi4_adapter_master_xactor_shim_awff_rv$port3__read,
llc_mem_server_axi4_slave_xactor_shim_arff_rv$port0__write_1,
llc_mem_server_axi4_slave_xactor_shim_arff_rv$port1__read,
llc_mem_server_axi4_slave_xactor_shim_arff_rv$port2__read,
llc_mem_server_axi4_slave_xactor_shim_arff_rv$port3__read,
llc_mem_server_axi4_slave_xactor_shim_awff_rv$port0__write_1,
llc_mem_server_axi4_slave_xactor_shim_awff_rv$port1__read,
llc_mem_server_axi4_slave_xactor_shim_awff_rv$port2__read,
llc_mem_server_axi4_slave_xactor_shim_awff_rv$port3__read;
wire [97 : 0] llc_mem_server_axi4_slave_xactor_slvSynth_arSynth_snk_putWire$wget,
llc_mem_server_axi4_slave_xactor_slvSynth_awSynth_snk_putWire$wget;
wire [74 : 0] llc_axi4_adapter_master_xactor_shim_wff_rv$port0__write_1,
llc_axi4_adapter_master_xactor_shim_wff_rv$port1__read,
llc_axi4_adapter_master_xactor_shim_wff_rv$port1__write_1,
llc_axi4_adapter_master_xactor_shim_wff_rv$port2__read,
llc_axi4_adapter_master_xactor_shim_wff_rv$port3__read,
llc_mem_server_axi4_slave_xactor_shim_wff_rv$port0__write_1,
llc_mem_server_axi4_slave_xactor_shim_wff_rv$port1__read,
llc_mem_server_axi4_slave_xactor_shim_wff_rv$port2__read,
llc_mem_server_axi4_slave_xactor_shim_wff_rv$port3__read;
wire [73 : 0] enqDst_0_lat_0$wget,
llc_axi4_adapter_master_xactor_shim_rff_rv$port0__write_1,
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read,
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__write_1,
llc_axi4_adapter_master_xactor_shim_rff_rv$port2__read,
llc_axi4_adapter_master_xactor_shim_rff_rv$port3__read,
llc_mem_server_axi4_slave_xactor_shim_rff_rv$port0__write_1,
llc_mem_server_axi4_slave_xactor_shim_rff_rv$port1__read,
llc_mem_server_axi4_slave_xactor_shim_rff_rv$port2__read,
llc_mem_server_axi4_slave_xactor_shim_rff_rv$port3__read,
llc_mem_server_axi4_slave_xactor_slvSynth_wSynth_snk_putWire$wget;
wire [72 : 0] llc_axi4_adapter_master_xactor_master_rSynth_snk_putWire$wget,
propDstData_0_lat_0$wget,
propDstData_1_lat_0$wget;
wire [65 : 0] llc_mem_server_enqDst_0_lat_0$wget,
llc_mem_server_enqDst_0_lat_1$wget;
wire [64 : 0] mmioPlatform_toHostQ_enqReq_lat_0$wget,
mmioPlatform_toHostQ_enqReq_lat_2$wget;
wire [7 : 0] llc_axi4_adapter_master_xactor_shim_bff_rv$port0__write_1,
llc_axi4_adapter_master_xactor_shim_bff_rv$port1__read,
llc_axi4_adapter_master_xactor_shim_bff_rv$port1__write_1,
llc_axi4_adapter_master_xactor_shim_bff_rv$port2__read,
llc_axi4_adapter_master_xactor_shim_bff_rv$port3__read,
llc_mem_server_axi4_slave_xactor_shim_bff_rv$port0__write_1,
llc_mem_server_axi4_slave_xactor_shim_bff_rv$port1__read,
llc_mem_server_axi4_slave_xactor_shim_bff_rv$port2__read,
llc_mem_server_axi4_slave_xactor_shim_bff_rv$port3__read;
wire [6 : 0] llc_axi4_adapter_master_xactor_master_bSynth_snk_putWire$wget;
wire [3 : 0] llc_axi4_adapter_ctr_wr_rsps_pending_crg$port0__write_1,
llc_axi4_adapter_ctr_wr_rsps_pending_crg$port1__write_1,
llc_axi4_adapter_ctr_wr_rsps_pending_crg$port2__read,
mmio_axi4_adapter_ctr_wr_rsps_pending_crg$port0__write_1,
mmio_axi4_adapter_ctr_wr_rsps_pending_crg$port1__write_1,
mmio_axi4_adapter_ctr_wr_rsps_pending_crg$port2__read;
wire enqDst_0_lat_0$whas,
enqDst_1_0_lat_0$whas,
llc_axi4_adapter_ctr_wr_rsps_pending_crg$EN_port0__write,
llc_axi4_adapter_master_xactor_master_arSynth_src_dropWire$whas,
llc_axi4_adapter_master_xactor_master_awSynth_src_dropWire$whas,
llc_axi4_adapter_master_xactor_master_bSynth_snk_putWire$whas,
llc_axi4_adapter_master_xactor_master_rSynth_snk_putWire$whas,
llc_axi4_adapter_master_xactor_master_wSynth_src_dropWire$whas,
llc_axi4_adapter_master_xactor_shim_awff_rv$EN_port0__write,
llc_mem_server_axi4_slave_xactor_slvSynth_arSynth_snk_putWire$whas,
llc_mem_server_axi4_slave_xactor_slvSynth_awSynth_snk_putWire$whas,
llc_mem_server_axi4_slave_xactor_slvSynth_bSynth_src_dropWire$whas,
llc_mem_server_axi4_slave_xactor_slvSynth_rSynth_src_dropWire$whas,
llc_mem_server_axi4_slave_xactor_slvSynth_wSynth_snk_putWire$whas,
llc_mem_server_propDstIdx_0_lat_1$whas,
mmioPlatform_fromHostQ_deqReq_lat_0$whas,
mmioPlatform_toHostQ_enqReq_lat_0$whas,
mmio_axi4_adapter_ctr_wr_rsps_pending_crg$EN_port0__write,
propDstIdx_1_1_lat_1$whas,
propDstIdx_1_lat_1$whas;
// register cfg_verbosity
reg [3 : 0] cfg_verbosity;
wire [3 : 0] cfg_verbosity$D_IN;
wire cfg_verbosity$EN;
// register enqDst_0_rl
reg [73 : 0] enqDst_0_rl;
wire [73 : 0] enqDst_0_rl$D_IN;
wire enqDst_0_rl$EN;
// register enqDst_1_0_rl
reg [584 : 0] enqDst_1_0_rl;
wire [584 : 0] enqDst_1_0_rl$D_IN;
wire enqDst_1_0_rl$EN;
// register llc_axi4_adapter_cfg_verbosity
reg [3 : 0] llc_axi4_adapter_cfg_verbosity;
wire [3 : 0] llc_axi4_adapter_cfg_verbosity$D_IN;
wire llc_axi4_adapter_cfg_verbosity$EN;
// register llc_axi4_adapter_ctr_wr_rsps_pending_crg
reg [3 : 0] llc_axi4_adapter_ctr_wr_rsps_pending_crg;
wire [3 : 0] llc_axi4_adapter_ctr_wr_rsps_pending_crg$D_IN;
wire llc_axi4_adapter_ctr_wr_rsps_pending_crg$EN;
// register llc_axi4_adapter_master_xactor_clearing
reg llc_axi4_adapter_master_xactor_clearing;
wire llc_axi4_adapter_master_xactor_clearing$D_IN,
llc_axi4_adapter_master_xactor_clearing$EN;
// register llc_axi4_adapter_master_xactor_shim_arff_rv
reg [98 : 0] llc_axi4_adapter_master_xactor_shim_arff_rv;
wire [98 : 0] llc_axi4_adapter_master_xactor_shim_arff_rv$D_IN;
wire llc_axi4_adapter_master_xactor_shim_arff_rv$EN;
// register llc_axi4_adapter_master_xactor_shim_awff_rv
reg [98 : 0] llc_axi4_adapter_master_xactor_shim_awff_rv;
wire [98 : 0] llc_axi4_adapter_master_xactor_shim_awff_rv$D_IN;
wire llc_axi4_adapter_master_xactor_shim_awff_rv$EN;
// register llc_axi4_adapter_master_xactor_shim_bff_rv
reg [7 : 0] llc_axi4_adapter_master_xactor_shim_bff_rv;
wire [7 : 0] llc_axi4_adapter_master_xactor_shim_bff_rv$D_IN;
wire llc_axi4_adapter_master_xactor_shim_bff_rv$EN;
// register llc_axi4_adapter_master_xactor_shim_rff_rv
reg [73 : 0] llc_axi4_adapter_master_xactor_shim_rff_rv;
wire [73 : 0] llc_axi4_adapter_master_xactor_shim_rff_rv$D_IN;
wire llc_axi4_adapter_master_xactor_shim_rff_rv$EN;
// register llc_axi4_adapter_master_xactor_shim_wff_rv
reg [74 : 0] llc_axi4_adapter_master_xactor_shim_wff_rv;
wire [74 : 0] llc_axi4_adapter_master_xactor_shim_wff_rv$D_IN;
wire llc_axi4_adapter_master_xactor_shim_wff_rv$EN;
// register llc_axi4_adapter_rg_cline
reg [515 : 0] llc_axi4_adapter_rg_cline;
wire [515 : 0] llc_axi4_adapter_rg_cline$D_IN;
wire llc_axi4_adapter_rg_cline$EN;
// register llc_axi4_adapter_rg_rd_rsp_beat
reg [2 : 0] llc_axi4_adapter_rg_rd_rsp_beat;
wire [2 : 0] llc_axi4_adapter_rg_rd_rsp_beat$D_IN;
wire llc_axi4_adapter_rg_rd_rsp_beat$EN;
// register llc_axi4_adapter_rg_wr_req_beat
reg [2 : 0] llc_axi4_adapter_rg_wr_req_beat;
wire [2 : 0] llc_axi4_adapter_rg_wr_req_beat$D_IN;
wire llc_axi4_adapter_rg_wr_req_beat$EN;
// register llc_mem_server_axi4_slave_xactor_clearing
reg llc_mem_server_axi4_slave_xactor_clearing;
wire llc_mem_server_axi4_slave_xactor_clearing$D_IN,
llc_mem_server_axi4_slave_xactor_clearing$EN;
// register llc_mem_server_axi4_slave_xactor_shim_arff_rv
reg [98 : 0] llc_mem_server_axi4_slave_xactor_shim_arff_rv;
wire [98 : 0] llc_mem_server_axi4_slave_xactor_shim_arff_rv$D_IN;
wire llc_mem_server_axi4_slave_xactor_shim_arff_rv$EN;
// register llc_mem_server_axi4_slave_xactor_shim_awff_rv
reg [98 : 0] llc_mem_server_axi4_slave_xactor_shim_awff_rv;
wire [98 : 0] llc_mem_server_axi4_slave_xactor_shim_awff_rv$D_IN;
wire llc_mem_server_axi4_slave_xactor_shim_awff_rv$EN;
// register llc_mem_server_axi4_slave_xactor_shim_bff_rv
reg [7 : 0] llc_mem_server_axi4_slave_xactor_shim_bff_rv;
wire [7 : 0] llc_mem_server_axi4_slave_xactor_shim_bff_rv$D_IN;
wire llc_mem_server_axi4_slave_xactor_shim_bff_rv$EN;
// register llc_mem_server_axi4_slave_xactor_shim_rff_rv
reg [73 : 0] llc_mem_server_axi4_slave_xactor_shim_rff_rv;
wire [73 : 0] llc_mem_server_axi4_slave_xactor_shim_rff_rv$D_IN;
wire llc_mem_server_axi4_slave_xactor_shim_rff_rv$EN;
// register llc_mem_server_axi4_slave_xactor_shim_wff_rv
reg [74 : 0] llc_mem_server_axi4_slave_xactor_shim_wff_rv;
wire [74 : 0] llc_mem_server_axi4_slave_xactor_shim_wff_rv$D_IN;
wire llc_mem_server_axi4_slave_xactor_shim_wff_rv$EN;
// register llc_mem_server_enqDst_0_rl
reg [65 : 0] llc_mem_server_enqDst_0_rl;
wire [65 : 0] llc_mem_server_enqDst_0_rl$D_IN;
wire llc_mem_server_enqDst_0_rl$EN;
// register llc_mem_server_propDstData_0_rl
reg [64 : 0] llc_mem_server_propDstData_0_rl;
wire [64 : 0] llc_mem_server_propDstData_0_rl$D_IN;
wire llc_mem_server_propDstData_0_rl$EN;
// register llc_mem_server_propDstIdx_0_rl
reg llc_mem_server_propDstIdx_0_rl;
wire llc_mem_server_propDstIdx_0_rl$D_IN, llc_mem_server_propDstIdx_0_rl$EN;
// register llc_mem_server_rg_cacheline_cache_addr
reg [63 : 0] llc_mem_server_rg_cacheline_cache_addr;
wire [63 : 0] llc_mem_server_rg_cacheline_cache_addr$D_IN;
wire llc_mem_server_rg_cacheline_cache_addr$EN;
// register llc_mem_server_rg_cacheline_cache_data
reg [515 : 0] llc_mem_server_rg_cacheline_cache_data;
wire [515 : 0] llc_mem_server_rg_cacheline_cache_data$D_IN;
wire llc_mem_server_rg_cacheline_cache_data$EN;
// register llc_mem_server_rg_cacheline_cache_dirty_delay
reg [9 : 0] llc_mem_server_rg_cacheline_cache_dirty_delay;
wire [9 : 0] llc_mem_server_rg_cacheline_cache_dirty_delay$D_IN;
wire llc_mem_server_rg_cacheline_cache_dirty_delay$EN;
// register llc_mem_server_rg_cacheline_cache_state
reg [2 : 0] llc_mem_server_rg_cacheline_cache_state;
reg [2 : 0] llc_mem_server_rg_cacheline_cache_state$D_IN;
wire llc_mem_server_rg_cacheline_cache_state$EN;
// register mmioPlatform_amoResp
reg [128 : 0] mmioPlatform_amoResp;
wire [128 : 0] mmioPlatform_amoResp$D_IN;
wire mmioPlatform_amoResp$EN;
// register mmioPlatform_amoWaitWriteResp
reg mmioPlatform_amoWaitWriteResp;
wire mmioPlatform_amoWaitWriteResp$D_IN, mmioPlatform_amoWaitWriteResp$EN;
// register mmioPlatform_curReq
reg [66 : 0] mmioPlatform_curReq;
wire [66 : 0] mmioPlatform_curReq$D_IN;
wire mmioPlatform_curReq$EN;
// register mmioPlatform_cycle
reg [6 : 0] mmioPlatform_cycle;
wire [6 : 0] mmioPlatform_cycle$D_IN;
wire mmioPlatform_cycle$EN;
// register mmioPlatform_fetchedInsts_0
reg [31 : 0] mmioPlatform_fetchedInsts_0;
wire [31 : 0] mmioPlatform_fetchedInsts_0$D_IN;
wire mmioPlatform_fetchedInsts_0$EN;
// register mmioPlatform_fetchingWay
reg mmioPlatform_fetchingWay;
wire mmioPlatform_fetchingWay$D_IN, mmioPlatform_fetchingWay$EN;
// register mmioPlatform_fromHostAddr
reg [60 : 0] mmioPlatform_fromHostAddr;
wire [60 : 0] mmioPlatform_fromHostAddr$D_IN;
wire mmioPlatform_fromHostAddr$EN;
// register mmioPlatform_fromHostQ_clearReq_rl
reg mmioPlatform_fromHostQ_clearReq_rl;
wire mmioPlatform_fromHostQ_clearReq_rl$D_IN,
mmioPlatform_fromHostQ_clearReq_rl$EN;
// register mmioPlatform_fromHostQ_data_0
reg [63 : 0] mmioPlatform_fromHostQ_data_0;
wire [63 : 0] mmioPlatform_fromHostQ_data_0$D_IN;
wire mmioPlatform_fromHostQ_data_0$EN;
// register mmioPlatform_fromHostQ_deqReq_rl
reg mmioPlatform_fromHostQ_deqReq_rl;
wire mmioPlatform_fromHostQ_deqReq_rl$D_IN,
mmioPlatform_fromHostQ_deqReq_rl$EN;
// register mmioPlatform_fromHostQ_empty
reg mmioPlatform_fromHostQ_empty;
wire mmioPlatform_fromHostQ_empty$D_IN, mmioPlatform_fromHostQ_empty$EN;
// register mmioPlatform_fromHostQ_enqReq_rl
reg [64 : 0] mmioPlatform_fromHostQ_enqReq_rl;
wire [64 : 0] mmioPlatform_fromHostQ_enqReq_rl$D_IN;
wire mmioPlatform_fromHostQ_enqReq_rl$EN;
// register mmioPlatform_fromHostQ_full
reg mmioPlatform_fromHostQ_full;
wire mmioPlatform_fromHostQ_full$D_IN, mmioPlatform_fromHostQ_full$EN;
// register mmioPlatform_instSel
reg [1 : 0] mmioPlatform_instSel;
wire [1 : 0] mmioPlatform_instSel$D_IN;
wire mmioPlatform_instSel$EN;
// register mmioPlatform_mtime
reg [63 : 0] mmioPlatform_mtime;
wire [63 : 0] mmioPlatform_mtime$D_IN;
wire mmioPlatform_mtime$EN;
// register mmioPlatform_mtimecmp_0
reg [63 : 0] mmioPlatform_mtimecmp_0;
wire [63 : 0] mmioPlatform_mtimecmp_0$D_IN;
wire mmioPlatform_mtimecmp_0$EN;
// register mmioPlatform_mtip_0
reg mmioPlatform_mtip_0;
wire mmioPlatform_mtip_0$D_IN, mmioPlatform_mtip_0$EN;
// register mmioPlatform_reqAmofunc
reg [3 : 0] mmioPlatform_reqAmofunc;
wire [3 : 0] mmioPlatform_reqAmofunc$D_IN;
wire mmioPlatform_reqAmofunc$EN;
// register mmioPlatform_reqBE
reg [15 : 0] mmioPlatform_reqBE;
wire [15 : 0] mmioPlatform_reqBE$D_IN;
wire mmioPlatform_reqBE$EN;
// register mmioPlatform_reqData
reg [128 : 0] mmioPlatform_reqData;
wire [128 : 0] mmioPlatform_reqData$D_IN;
wire mmioPlatform_reqData$EN;
// register mmioPlatform_reqFunc
reg [5 : 0] mmioPlatform_reqFunc;
reg [5 : 0] mmioPlatform_reqFunc$D_IN;
wire mmioPlatform_reqFunc$EN;
// register mmioPlatform_reqSz
reg [1 : 0] mmioPlatform_reqSz;
wire [1 : 0] mmioPlatform_reqSz$D_IN;
wire mmioPlatform_reqSz$EN;
// register mmioPlatform_state
reg [1 : 0] mmioPlatform_state;
reg [1 : 0] mmioPlatform_state$D_IN;
wire mmioPlatform_state$EN;
// register mmioPlatform_toHostAddr
reg [60 : 0] mmioPlatform_toHostAddr;
wire [60 : 0] mmioPlatform_toHostAddr$D_IN;
wire mmioPlatform_toHostAddr$EN;
// register mmioPlatform_toHostQ_clearReq_rl
reg mmioPlatform_toHostQ_clearReq_rl;
wire mmioPlatform_toHostQ_clearReq_rl$D_IN,
mmioPlatform_toHostQ_clearReq_rl$EN;
// register mmioPlatform_toHostQ_data_0
reg [63 : 0] mmioPlatform_toHostQ_data_0;
wire [63 : 0] mmioPlatform_toHostQ_data_0$D_IN;
wire mmioPlatform_toHostQ_data_0$EN;
// register mmioPlatform_toHostQ_deqReq_rl
reg mmioPlatform_toHostQ_deqReq_rl;
wire mmioPlatform_toHostQ_deqReq_rl$D_IN, mmioPlatform_toHostQ_deqReq_rl$EN;
// register mmioPlatform_toHostQ_empty
reg mmioPlatform_toHostQ_empty;
wire mmioPlatform_toHostQ_empty$D_IN, mmioPlatform_toHostQ_empty$EN;
// register mmioPlatform_toHostQ_enqReq_rl
reg [64 : 0] mmioPlatform_toHostQ_enqReq_rl;
wire [64 : 0] mmioPlatform_toHostQ_enqReq_rl$D_IN;
wire mmioPlatform_toHostQ_enqReq_rl$EN;
// register mmioPlatform_toHostQ_full
reg mmioPlatform_toHostQ_full;
wire mmioPlatform_toHostQ_full$D_IN, mmioPlatform_toHostQ_full$EN;
// register mmioPlatform_waitLowerMSIPCRs
reg mmioPlatform_waitLowerMSIPCRs;
wire mmioPlatform_waitLowerMSIPCRs$D_IN, mmioPlatform_waitLowerMSIPCRs$EN;
// register mmioPlatform_waitMTIPCRs
reg mmioPlatform_waitMTIPCRs;
wire mmioPlatform_waitMTIPCRs$D_IN, mmioPlatform_waitMTIPCRs$EN;
// register mmioPlatform_waitUpperMSIPCRs
reg mmioPlatform_waitUpperMSIPCRs;
wire mmioPlatform_waitUpperMSIPCRs$D_IN, mmioPlatform_waitUpperMSIPCRs$EN;
// register mmio_axi4_adapter_cfg_verbosity
reg [3 : 0] mmio_axi4_adapter_cfg_verbosity;
wire [3 : 0] mmio_axi4_adapter_cfg_verbosity$D_IN;
wire mmio_axi4_adapter_cfg_verbosity$EN;
// register mmio_axi4_adapter_ctr_wr_rsps_pending_crg
reg [3 : 0] mmio_axi4_adapter_ctr_wr_rsps_pending_crg;
wire [3 : 0] mmio_axi4_adapter_ctr_wr_rsps_pending_crg$D_IN;
wire mmio_axi4_adapter_ctr_wr_rsps_pending_crg$EN;
// register mmio_axi4_adapter_read_req_addr
reg [63 : 0] mmio_axi4_adapter_read_req_addr;
wire [63 : 0] mmio_axi4_adapter_read_req_addr$D_IN;
wire mmio_axi4_adapter_read_req_addr$EN;
// register mmio_axi4_adapter_rg_rd_rsp_beat
reg mmio_axi4_adapter_rg_rd_rsp_beat;
wire mmio_axi4_adapter_rg_rd_rsp_beat$D_IN,
mmio_axi4_adapter_rg_rd_rsp_beat$EN;
// register mmio_axi4_adapter_rg_wr_req_beat
reg mmio_axi4_adapter_rg_wr_req_beat;
wire mmio_axi4_adapter_rg_wr_req_beat$D_IN,
mmio_axi4_adapter_rg_wr_req_beat$EN;
// register mmio_axi4_adapter_rspData
reg [128 : 0] mmio_axi4_adapter_rspData;
wire [128 : 0] mmio_axi4_adapter_rspData$D_IN;
wire mmio_axi4_adapter_rspData$EN;
// register propDstData_0_rl
reg [72 : 0] propDstData_0_rl;
wire [72 : 0] propDstData_0_rl$D_IN;
wire propDstData_0_rl$EN;
// register propDstData_1_0_rl
reg [583 : 0] propDstData_1_0_rl;
wire [583 : 0] propDstData_1_0_rl$D_IN;
wire propDstData_1_0_rl$EN;
// register propDstData_1_1_rl
reg [583 : 0] propDstData_1_1_rl;
wire [583 : 0] propDstData_1_1_rl$D_IN;
wire propDstData_1_1_rl$EN;
// register propDstData_1_rl
reg [72 : 0] propDstData_1_rl;
wire [72 : 0] propDstData_1_rl$D_IN;
wire propDstData_1_rl$EN;
// register propDstIdx_0_rl
reg propDstIdx_0_rl;
wire propDstIdx_0_rl$D_IN, propDstIdx_0_rl$EN;
// register propDstIdx_1_0_rl
reg propDstIdx_1_0_rl;
wire propDstIdx_1_0_rl$D_IN, propDstIdx_1_0_rl$EN;
// register propDstIdx_1_1_rl
reg propDstIdx_1_1_rl;
wire propDstIdx_1_1_rl$D_IN, propDstIdx_1_1_rl$EN;
// register propDstIdx_1_rl
reg propDstIdx_1_rl;
wire propDstIdx_1_rl$D_IN, propDstIdx_1_rl$EN;
// register srcRR_0
reg srcRR_0;
wire srcRR_0$D_IN, srcRR_0$EN;
// register srcRR_1_0
reg srcRR_1_0;
wire srcRR_1_0$D_IN, srcRR_1_0$EN;
// ports of submodule core_0
reg [130 : 0] core_0$mmioToPlatform_pRs_enq_x;
reg [38 : 0] core_0$mmioToPlatform_pRq_enq_x;
wire [586 : 0] core_0$dCacheToParent_fromP_enq_x,
core_0$iCacheToParent_fromP_enq_x;
wire [582 : 0] core_0$dCacheToParent_rsToP_first,
core_0$iCacheToParent_rsToP_first;
wire [214 : 0] core_0$mmioToPlatform_cRq_first;
wire [76 : 0] core_0$hart0_csr_mem_server_request_put;
wire [71 : 0] core_0$dCacheToParent_rqToP_first,
core_0$iCacheToParent_rqToP_first;
wire [69 : 0] core_0$hart0_fpr_mem_server_request_put,
core_0$hart0_gpr_mem_server_request_put;
wire [64 : 0] core_0$hart0_csr_mem_server_response_get,
core_0$hart0_fpr_mem_server_response_get,
core_0$hart0_gpr_mem_server_response_get,
core_0$tlbToMem_memReq_first,
core_0$tlbToMem_respLd_enq_x;
wire [63 : 0] core_0$coreReq_start_fromHostAddr,
core_0$coreReq_start_startpc,
core_0$coreReq_start_toHostAddr,
core_0$mmioToPlatform_setTime_t;
wire [4 : 0] core_0$coreReq_perfReq_t;
wire [3 : 0] core_0$coreReq_perfReq_loc;
wire core_0$EN_coreIndInv_perfResp,
core_0$EN_coreIndInv_terminate,
core_0$EN_coreReq_perfReq,
core_0$EN_coreReq_start,
core_0$EN_dCacheToParent_fromP_enq,
core_0$EN_dCacheToParent_rqToP_deq,
core_0$EN_dCacheToParent_rsToP_deq,
core_0$EN_deadlock_checkStarted_get,
core_0$EN_deadlock_commitInstStuck_get,
core_0$EN_deadlock_commitUserInstStuck_get,
core_0$EN_deadlock_dCacheCRqStuck_get,
core_0$EN_deadlock_dCachePRqStuck_get,
core_0$EN_deadlock_iCacheCRqStuck_get,
core_0$EN_deadlock_iCachePRqStuck_get,
core_0$EN_deadlock_renameCorrectPathStuck_get,
core_0$EN_deadlock_renameInstStuck_get,
core_0$EN_hart0_csr_mem_server_request_put,
core_0$EN_hart0_csr_mem_server_response_get,
core_0$EN_hart0_fpr_mem_server_request_put,
core_0$EN_hart0_fpr_mem_server_response_get,
core_0$EN_hart0_gpr_mem_server_request_put,
core_0$EN_hart0_gpr_mem_server_response_get,
core_0$EN_hart0_run_halt_server_request_put,
core_0$EN_hart0_run_halt_server_response_get,
core_0$EN_iCacheToParent_fromP_enq,
core_0$EN_iCacheToParent_rqToP_deq,
core_0$EN_iCacheToParent_rsToP_deq,
core_0$EN_mmioToPlatform_cRq_deq,
core_0$EN_mmioToPlatform_cRs_deq,
core_0$EN_mmioToPlatform_pRq_enq,
core_0$EN_mmioToPlatform_pRs_enq,
core_0$EN_mmioToPlatform_setTime,
core_0$EN_recvDoStats,
core_0$EN_renameDebug_renameErr_get,
core_0$EN_sendDoStats,
core_0$EN_setMEIP,
core_0$EN_setSEIP,
core_0$EN_tlbToMem_memReq_deq,
core_0$EN_tlbToMem_respLd_enq,
core_0$RDY_coreIndInv_terminate,
core_0$RDY_coreReq_start,
core_0$RDY_dCacheToParent_fromP_enq,
core_0$RDY_dCacheToParent_rqToP_deq,
core_0$RDY_dCacheToParent_rqToP_first,
core_0$RDY_dCacheToParent_rsToP_deq,
core_0$RDY_dCacheToParent_rsToP_first,
core_0$RDY_deadlock_checkStarted_get,
core_0$RDY_deadlock_commitInstStuck_get,
core_0$RDY_deadlock_commitUserInstStuck_get,
core_0$RDY_deadlock_dCacheCRqStuck_get,
core_0$RDY_deadlock_dCachePRqStuck_get,
core_0$RDY_deadlock_iCacheCRqStuck_get,
core_0$RDY_deadlock_iCachePRqStuck_get,
core_0$RDY_deadlock_renameCorrectPathStuck_get,
core_0$RDY_deadlock_renameInstStuck_get,
core_0$RDY_hart0_csr_mem_server_request_put,
core_0$RDY_hart0_csr_mem_server_response_get,
core_0$RDY_hart0_fpr_mem_server_request_put,
core_0$RDY_hart0_fpr_mem_server_response_get,
core_0$RDY_hart0_gpr_mem_server_request_put,
core_0$RDY_hart0_gpr_mem_server_response_get,
core_0$RDY_hart0_run_halt_server_request_put,
core_0$RDY_hart0_run_halt_server_response_get,
core_0$RDY_iCacheToParent_fromP_enq,
core_0$RDY_iCacheToParent_rqToP_deq,
core_0$RDY_iCacheToParent_rqToP_first,
core_0$RDY_iCacheToParent_rsToP_deq,
core_0$RDY_iCacheToParent_rsToP_first,
core_0$RDY_mmioToPlatform_cRq_deq,
core_0$RDY_mmioToPlatform_cRq_first,
core_0$RDY_mmioToPlatform_cRs_deq,
core_0$RDY_mmioToPlatform_cRs_first,
core_0$RDY_mmioToPlatform_pRq_enq,
core_0$RDY_mmioToPlatform_pRs_enq,
core_0$RDY_renameDebug_renameErr_get,
core_0$RDY_sendDoStats,
core_0$RDY_tlbToMem_memReq_deq,
core_0$RDY_tlbToMem_memReq_first,
core_0$RDY_tlbToMem_respLd_enq,
core_0$coreReq_start_running,
core_0$hart0_run_halt_server_request_put,
core_0$hart0_run_halt_server_response_get,
core_0$mmioToPlatform_cRq_notEmpty,
core_0$mmioToPlatform_cRs_first,
core_0$recvDoStats_x,
core_0$sendDoStats,
core_0$setMEIP_v,
core_0$setSEIP_v;
// ports of submodule llc
reg [648 : 0] llc$dma_memReq_enq_x;
wire [644 : 0] llc$to_mem_toM_first;
wire [587 : 0] llc$to_child_toC_first;
wire [583 : 0] llc$to_child_rsFromC_enq_x;
wire [520 : 0] llc$dma_respLd_first, llc$to_mem_rsFromM_enq_x;
wire [72 : 0] llc$to_child_rqFromC_enq_x;
wire [4 : 0] llc$dma_respSt_first;
wire [3 : 0] llc$perf_req_r;
wire llc$EN_cRqStuck_get,
llc$EN_dma_memReq_enq,
llc$EN_dma_respLd_deq,
llc$EN_dma_respSt_deq,
llc$EN_perf_req,
llc$EN_perf_resp,
llc$EN_perf_setStatus,
llc$EN_to_child_rqFromC_enq,
llc$EN_to_child_rsFromC_enq,
llc$EN_to_child_toC_deq,
llc$EN_to_mem_rsFromM_enq,
llc$EN_to_mem_toM_deq,
llc$RDY_dma_memReq_enq,
llc$RDY_dma_respLd_deq,
llc$RDY_dma_respLd_first,
llc$RDY_dma_respSt_deq,
llc$RDY_dma_respSt_first,
llc$RDY_to_child_rqFromC_enq,
llc$RDY_to_child_rsFromC_enq,
llc$RDY_to_child_toC_deq,
llc$RDY_to_child_toC_first,
llc$RDY_to_mem_rsFromM_enq,
llc$RDY_to_mem_toM_deq,
llc$RDY_to_mem_toM_first,
llc$perf_setStatus_doStats;
// ports of submodule llc_axi4_adapter_f_pending_reads
wire [68 : 0] llc_axi4_adapter_f_pending_reads$D_IN,
llc_axi4_adapter_f_pending_reads$D_OUT;
wire llc_axi4_adapter_f_pending_reads$CLR,
llc_axi4_adapter_f_pending_reads$DEQ,
llc_axi4_adapter_f_pending_reads$EMPTY_N,
llc_axi4_adapter_f_pending_reads$ENQ,
llc_axi4_adapter_f_pending_reads$FULL_N;
// ports of submodule llc_mem_server_f_dword_in_line
wire [2 : 0] llc_mem_server_f_dword_in_line$D_IN;
wire llc_mem_server_f_dword_in_line$CLR,
llc_mem_server_f_dword_in_line$DEQ,
llc_mem_server_f_dword_in_line$ENQ;
// ports of submodule llc_mem_server_tlbQ
wire [64 : 0] llc_mem_server_tlbQ$D_IN, llc_mem_server_tlbQ$D_OUT;
wire llc_mem_server_tlbQ$CLR,
llc_mem_server_tlbQ$DEQ,
llc_mem_server_tlbQ$EMPTY_N,
llc_mem_server_tlbQ$ENQ,
llc_mem_server_tlbQ$FULL_N;
// ports of submodule mmio_axi4_adapter_f_reqs_from_core
reg [214 : 0] mmio_axi4_adapter_f_reqs_from_core$D_IN;
wire [214 : 0] mmio_axi4_adapter_f_reqs_from_core$D_OUT;
wire mmio_axi4_adapter_f_reqs_from_core$CLR,
mmio_axi4_adapter_f_reqs_from_core$DEQ,
mmio_axi4_adapter_f_reqs_from_core$EMPTY_N,
mmio_axi4_adapter_f_reqs_from_core$ENQ,
mmio_axi4_adapter_f_reqs_from_core$FULL_N;
// ports of submodule mmio_axi4_adapter_f_rsps_to_core
reg [129 : 0] mmio_axi4_adapter_f_rsps_to_core$D_IN;
wire [129 : 0] mmio_axi4_adapter_f_rsps_to_core$D_OUT;
wire mmio_axi4_adapter_f_rsps_to_core$CLR,
mmio_axi4_adapter_f_rsps_to_core$DEQ,
mmio_axi4_adapter_f_rsps_to_core$EMPTY_N,
mmio_axi4_adapter_f_rsps_to_core$ENQ,
mmio_axi4_adapter_f_rsps_to_core$FULL_N;
// ports of submodule mmio_axi4_adapter_master_shim_arff
wire [96 : 0] mmio_axi4_adapter_master_shim_arff$D_IN,
mmio_axi4_adapter_master_shim_arff$D_OUT;
wire mmio_axi4_adapter_master_shim_arff$CLR,
mmio_axi4_adapter_master_shim_arff$DEQ,
mmio_axi4_adapter_master_shim_arff$EMPTY_N,
mmio_axi4_adapter_master_shim_arff$ENQ,
mmio_axi4_adapter_master_shim_arff$FULL_N;
// ports of submodule mmio_axi4_adapter_master_shim_awff
wire [96 : 0] mmio_axi4_adapter_master_shim_awff$D_IN,
mmio_axi4_adapter_master_shim_awff$D_OUT;
wire mmio_axi4_adapter_master_shim_awff$CLR,
mmio_axi4_adapter_master_shim_awff$DEQ,
mmio_axi4_adapter_master_shim_awff$EMPTY_N,
mmio_axi4_adapter_master_shim_awff$ENQ,
mmio_axi4_adapter_master_shim_awff$FULL_N;
// ports of submodule mmio_axi4_adapter_master_shim_bff
wire [5 : 0] mmio_axi4_adapter_master_shim_bff$D_IN,
mmio_axi4_adapter_master_shim_bff$D_OUT;
wire mmio_axi4_adapter_master_shim_bff$CLR,
mmio_axi4_adapter_master_shim_bff$DEQ,
mmio_axi4_adapter_master_shim_bff$EMPTY_N,
mmio_axi4_adapter_master_shim_bff$ENQ,
mmio_axi4_adapter_master_shim_bff$FULL_N;
// ports of submodule mmio_axi4_adapter_master_shim_rff
wire [71 : 0] mmio_axi4_adapter_master_shim_rff$D_IN,
mmio_axi4_adapter_master_shim_rff$D_OUT;
wire mmio_axi4_adapter_master_shim_rff$CLR,
mmio_axi4_adapter_master_shim_rff$DEQ,
mmio_axi4_adapter_master_shim_rff$EMPTY_N,
mmio_axi4_adapter_master_shim_rff$ENQ,
mmio_axi4_adapter_master_shim_rff$FULL_N;
// ports of submodule mmio_axi4_adapter_master_shim_wff
wire [73 : 0] mmio_axi4_adapter_master_shim_wff$D_IN,
mmio_axi4_adapter_master_shim_wff$D_OUT;
wire mmio_axi4_adapter_master_shim_wff$CLR,
mmio_axi4_adapter_master_shim_wff$DEQ,
mmio_axi4_adapter_master_shim_wff$EMPTY_N,
mmio_axi4_adapter_master_shim_wff$ENQ,
mmio_axi4_adapter_master_shim_wff$FULL_N;
// ports of submodule mmio_axi4_adapter_soc_map
wire [63 : 0] mmio_axi4_adapter_soc_map$m_is_IO_addr_addr,
mmio_axi4_adapter_soc_map$m_is_mem_addr_addr,
mmio_axi4_adapter_soc_map$m_is_near_mem_IO_addr_addr;
wire mmio_axi4_adapter_soc_map$m_is_IO_addr,
mmio_axi4_adapter_soc_map$m_is_IO_addr_imem_not_dmem;
// rule scheduling signals
wire CAN_FIRE_RL_broadcastStats,
CAN_FIRE_RL_doEnq,
CAN_FIRE_RL_doEnq_1,
CAN_FIRE_RL_dstSelectSrc,
CAN_FIRE_RL_dstSelectSrc_1,
CAN_FIRE_RL_enqDst_0_canon,
CAN_FIRE_RL_enqDst_1_0_canon,
CAN_FIRE_RL_llc_axi4_adapter_master_xactor_do_clear,
CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_arSynth_src_doDrop,
CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_arSynth_src_setPeek,
CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_arSynth_src_warnDoDrop,
CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_awSynth_src_doDrop,
CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_awSynth_src_setPeek,
CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_awSynth_src_warnDoDrop,
CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_bSynth_snk_doPut,
CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_bSynth_snk_warnDoPut,
CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_rSynth_snk_doPut,
CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_rSynth_snk_warnDoPut,
CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_wSynth_src_doDrop,
CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_wSynth_src_setPeek,
CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_wSynth_src_warnDoDrop,
CAN_FIRE_RL_llc_axi4_adapter_rl_discard_write_rsp,
CAN_FIRE_RL_llc_axi4_adapter_rl_handle_read_req,
CAN_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps,
CAN_FIRE_RL_llc_axi4_adapter_rl_handle_write_req,
CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_do_clear,
CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_arSynth_snk_doPut,
CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_arSynth_snk_warnDoPut,
CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_awSynth_snk_doPut,
CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_awSynth_snk_warnDoPut,
CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_bSynth_src_doDrop,
CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_bSynth_src_setPeek,
CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_bSynth_src_warnDoDrop,
CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_rSynth_src_doDrop,
CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_rSynth_src_setPeek,
CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_rSynth_src_warnDoDrop,
CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_wSynth_snk_doPut,
CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_wSynth_snk_warnDoPut,
CAN_FIRE_RL_llc_mem_server_doEnq,
CAN_FIRE_RL_llc_mem_server_dstSelectSrc,
CAN_FIRE_RL_llc_mem_server_enqDst_0_canon,
CAN_FIRE_RL_llc_mem_server_propDstData_0_canon,
CAN_FIRE_RL_llc_mem_server_propDstIdx_0_canon,
CAN_FIRE_RL_llc_mem_server_rl_cacheline_cache_reload_finish,
CAN_FIRE_RL_llc_mem_server_rl_cacheline_cache_reload_req_ld,
CAN_FIRE_RL_llc_mem_server_rl_cacheline_cache_reload_req_st,
CAN_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_dirty_aged,
CAN_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_dirty_delay,
CAN_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_finish,
CAN_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_ld_miss,
CAN_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_st_miss,
CAN_FIRE_RL_llc_mem_server_rl_handle_MemLoader_ld_req,
CAN_FIRE_RL_llc_mem_server_rl_handle_MemLoader_st_req,
CAN_FIRE_RL_llc_mem_server_sendLdRespToTlb,
CAN_FIRE_RL_llc_mem_server_sendStRespToTlb,
CAN_FIRE_RL_llc_mem_server_sendTlbReqToLLC,
CAN_FIRE_RL_llc_mem_server_srcPropose,
CAN_FIRE_RL_mmioPlatform_fromHostQ_canonicalize,
CAN_FIRE_RL_mmioPlatform_fromHostQ_clearReq_canon,
CAN_FIRE_RL_mmioPlatform_fromHostQ_deqReq_canon,
CAN_FIRE_RL_mmioPlatform_fromHostQ_enqReq_canon,
CAN_FIRE_RL_mmioPlatform_incCycle,
CAN_FIRE_RL_mmioPlatform_incTime,
CAN_FIRE_RL_mmioPlatform_processFromHost,
CAN_FIRE_RL_mmioPlatform_processMSIP,
CAN_FIRE_RL_mmioPlatform_processMTime,
CAN_FIRE_RL_mmioPlatform_processMTimeCmp,
CAN_FIRE_RL_mmioPlatform_processToHost,
CAN_FIRE_RL_mmioPlatform_propagateTime,
CAN_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_amo_rsp,
CAN_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp,
CAN_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_rsp,
CAN_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req,
CAN_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req,
CAN_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req,
CAN_FIRE_RL_mmioPlatform_selectReq,
CAN_FIRE_RL_mmioPlatform_toHostQ_canonicalize,
CAN_FIRE_RL_mmioPlatform_toHostQ_clearReq_canon,
CAN_FIRE_RL_mmioPlatform_toHostQ_deqReq_canon,
CAN_FIRE_RL_mmioPlatform_toHostQ_enqReq_canon,
CAN_FIRE_RL_mmioPlatform_waitMSIPDone,
CAN_FIRE_RL_mmioPlatform_waitMTimeCmpDone,
CAN_FIRE_RL_mmioPlatform_waitMTimeDone,
CAN_FIRE_RL_mmioPlatform_waitTimerInterruptDone,
CAN_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp,
CAN_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St,
CAN_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req,
CAN_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps,
CAN_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req,
CAN_FIRE_RL_propDstData_0_canon,
CAN_FIRE_RL_propDstData_1_0_canon,
CAN_FIRE_RL_propDstData_1_1_canon,
CAN_FIRE_RL_propDstData_1_canon,
CAN_FIRE_RL_propDstIdx_0_canon,
CAN_FIRE_RL_propDstIdx_1_0_canon,
CAN_FIRE_RL_propDstIdx_1_1_canon,
CAN_FIRE_RL_propDstIdx_1_canon,
CAN_FIRE_RL_rl_dummy1,
CAN_FIRE_RL_rl_dummy2,
CAN_FIRE_RL_rl_dummy20,
CAN_FIRE_RL_rl_dummy3,
CAN_FIRE_RL_rl_dummy4,
CAN_FIRE_RL_rl_dummy5,
CAN_FIRE_RL_rl_dummy6,
CAN_FIRE_RL_rl_dummy7,
CAN_FIRE_RL_rl_dummy8,
CAN_FIRE_RL_rl_dummy9,
CAN_FIRE_RL_rl_terminate,
CAN_FIRE_RL_rl_tohost,
CAN_FIRE_RL_sendPRq,
CAN_FIRE_RL_sendPRq_1,
CAN_FIRE_RL_sendPRs,
CAN_FIRE_RL_sendPRs_1,
CAN_FIRE_RL_srcPropose,
CAN_FIRE_RL_srcPropose_1,
CAN_FIRE_RL_srcPropose_2,
CAN_FIRE_RL_srcPropose_3,
CAN_FIRE_debug_module_mem_server_ar_arflit,
CAN_FIRE_debug_module_mem_server_aw_awflit,
CAN_FIRE_debug_module_mem_server_b_bready,
CAN_FIRE_debug_module_mem_server_r_rready,
CAN_FIRE_debug_module_mem_server_w_wflit,
CAN_FIRE_hart0_csr_mem_server_request_put,
CAN_FIRE_hart0_csr_mem_server_response_get,
CAN_FIRE_hart0_fpr_mem_server_request_put,
CAN_FIRE_hart0_fpr_mem_server_response_get,
CAN_FIRE_hart0_gpr_mem_server_request_put,
CAN_FIRE_hart0_gpr_mem_server_response_get,
CAN_FIRE_hart0_put_other_req_put,
CAN_FIRE_hart0_run_halt_server_request_put,
CAN_FIRE_hart0_run_halt_server_response_get,
CAN_FIRE_m_external_interrupt_req,
CAN_FIRE_master0_ar_arready,
CAN_FIRE_master0_aw_awready,
CAN_FIRE_master0_b_bflit,
CAN_FIRE_master0_r_rflit,
CAN_FIRE_master0_w_wready,
CAN_FIRE_master1_ar_drop,
CAN_FIRE_master1_aw_drop,
CAN_FIRE_master1_b_put,
CAN_FIRE_master1_r_put,
CAN_FIRE_master1_w_drop,
CAN_FIRE_non_maskable_interrupt_req,
CAN_FIRE_s_external_interrupt_req,
CAN_FIRE_set_verbosity,
CAN_FIRE_start,
WILL_FIRE_RL_broadcastStats,
WILL_FIRE_RL_doEnq,
WILL_FIRE_RL_doEnq_1,
WILL_FIRE_RL_dstSelectSrc,
WILL_FIRE_RL_dstSelectSrc_1,
WILL_FIRE_RL_enqDst_0_canon,
WILL_FIRE_RL_enqDst_1_0_canon,
WILL_FIRE_RL_llc_axi4_adapter_master_xactor_do_clear,
WILL_FIRE_RL_llc_axi4_adapter_master_xactor_master_arSynth_src_doDrop,
WILL_FIRE_RL_llc_axi4_adapter_master_xactor_master_arSynth_src_setPeek,
WILL_FIRE_RL_llc_axi4_adapter_master_xactor_master_arSynth_src_warnDoDrop,
WILL_FIRE_RL_llc_axi4_adapter_master_xactor_master_awSynth_src_doDrop,
WILL_FIRE_RL_llc_axi4_adapter_master_xactor_master_awSynth_src_setPeek,
WILL_FIRE_RL_llc_axi4_adapter_master_xactor_master_awSynth_src_warnDoDrop,
WILL_FIRE_RL_llc_axi4_adapter_master_xactor_master_bSynth_snk_doPut,
WILL_FIRE_RL_llc_axi4_adapter_master_xactor_master_bSynth_snk_warnDoPut,
WILL_FIRE_RL_llc_axi4_adapter_master_xactor_master_rSynth_snk_doPut,
WILL_FIRE_RL_llc_axi4_adapter_master_xactor_master_rSynth_snk_warnDoPut,
WILL_FIRE_RL_llc_axi4_adapter_master_xactor_master_wSynth_src_doDrop,
WILL_FIRE_RL_llc_axi4_adapter_master_xactor_master_wSynth_src_setPeek,
WILL_FIRE_RL_llc_axi4_adapter_master_xactor_master_wSynth_src_warnDoDrop,
WILL_FIRE_RL_llc_axi4_adapter_rl_discard_write_rsp,
WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req,
WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps,
WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req,
WILL_FIRE_RL_llc_mem_server_axi4_slave_xactor_do_clear,
WILL_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_arSynth_snk_doPut,
WILL_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_arSynth_snk_warnDoPut,
WILL_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_awSynth_snk_doPut,
WILL_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_awSynth_snk_warnDoPut,
WILL_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_bSynth_src_doDrop,
WILL_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_bSynth_src_setPeek,
WILL_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_bSynth_src_warnDoDrop,
WILL_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_rSynth_src_doDrop,
WILL_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_rSynth_src_setPeek,
WILL_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_rSynth_src_warnDoDrop,
WILL_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_wSynth_snk_doPut,
WILL_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_wSynth_snk_warnDoPut,
WILL_FIRE_RL_llc_mem_server_doEnq,
WILL_FIRE_RL_llc_mem_server_dstSelectSrc,
WILL_FIRE_RL_llc_mem_server_enqDst_0_canon,
WILL_FIRE_RL_llc_mem_server_propDstData_0_canon,
WILL_FIRE_RL_llc_mem_server_propDstIdx_0_canon,
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_reload_finish,
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_reload_req_ld,
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_reload_req_st,
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_dirty_aged,
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_dirty_delay,
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_finish,
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_ld_miss,
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_st_miss,
WILL_FIRE_RL_llc_mem_server_rl_handle_MemLoader_ld_req,
WILL_FIRE_RL_llc_mem_server_rl_handle_MemLoader_st_req,
WILL_FIRE_RL_llc_mem_server_sendLdRespToTlb,
WILL_FIRE_RL_llc_mem_server_sendStRespToTlb,
WILL_FIRE_RL_llc_mem_server_sendTlbReqToLLC,
WILL_FIRE_RL_llc_mem_server_srcPropose,
WILL_FIRE_RL_mmioPlatform_fromHostQ_canonicalize,
WILL_FIRE_RL_mmioPlatform_fromHostQ_clearReq_canon,
WILL_FIRE_RL_mmioPlatform_fromHostQ_deqReq_canon,
WILL_FIRE_RL_mmioPlatform_fromHostQ_enqReq_canon,
WILL_FIRE_RL_mmioPlatform_incCycle,
WILL_FIRE_RL_mmioPlatform_incTime,
WILL_FIRE_RL_mmioPlatform_processFromHost,
WILL_FIRE_RL_mmioPlatform_processMSIP,
WILL_FIRE_RL_mmioPlatform_processMTime,
WILL_FIRE_RL_mmioPlatform_processMTimeCmp,
WILL_FIRE_RL_mmioPlatform_processToHost,
WILL_FIRE_RL_mmioPlatform_propagateTime,
WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_amo_rsp,
WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp,
WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_rsp,
WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req,
WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req,
WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req,
WILL_FIRE_RL_mmioPlatform_selectReq,
WILL_FIRE_RL_mmioPlatform_toHostQ_canonicalize,
WILL_FIRE_RL_mmioPlatform_toHostQ_clearReq_canon,
WILL_FIRE_RL_mmioPlatform_toHostQ_deqReq_canon,
WILL_FIRE_RL_mmioPlatform_toHostQ_enqReq_canon,
WILL_FIRE_RL_mmioPlatform_waitMSIPDone,
WILL_FIRE_RL_mmioPlatform_waitMTimeCmpDone,
WILL_FIRE_RL_mmioPlatform_waitMTimeDone,
WILL_FIRE_RL_mmioPlatform_waitTimerInterruptDone,
WILL_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp,
WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St,
WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req,
WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps,
WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req,
WILL_FIRE_RL_propDstData_0_canon,
WILL_FIRE_RL_propDstData_1_0_canon,
WILL_FIRE_RL_propDstData_1_1_canon,
WILL_FIRE_RL_propDstData_1_canon,
WILL_FIRE_RL_propDstIdx_0_canon,
WILL_FIRE_RL_propDstIdx_1_0_canon,
WILL_FIRE_RL_propDstIdx_1_1_canon,
WILL_FIRE_RL_propDstIdx_1_canon,
WILL_FIRE_RL_rl_dummy1,
WILL_FIRE_RL_rl_dummy2,
WILL_FIRE_RL_rl_dummy20,
WILL_FIRE_RL_rl_dummy3,
WILL_FIRE_RL_rl_dummy4,
WILL_FIRE_RL_rl_dummy5,
WILL_FIRE_RL_rl_dummy6,
WILL_FIRE_RL_rl_dummy7,
WILL_FIRE_RL_rl_dummy8,
WILL_FIRE_RL_rl_dummy9,
WILL_FIRE_RL_rl_terminate,
WILL_FIRE_RL_rl_tohost,
WILL_FIRE_RL_sendPRq,
WILL_FIRE_RL_sendPRq_1,
WILL_FIRE_RL_sendPRs,
WILL_FIRE_RL_sendPRs_1,
WILL_FIRE_RL_srcPropose,
WILL_FIRE_RL_srcPropose_1,
WILL_FIRE_RL_srcPropose_2,
WILL_FIRE_RL_srcPropose_3,
WILL_FIRE_debug_module_mem_server_ar_arflit,
WILL_FIRE_debug_module_mem_server_aw_awflit,
WILL_FIRE_debug_module_mem_server_b_bready,
WILL_FIRE_debug_module_mem_server_r_rready,
WILL_FIRE_debug_module_mem_server_w_wflit,
WILL_FIRE_hart0_csr_mem_server_request_put,
WILL_FIRE_hart0_csr_mem_server_response_get,
WILL_FIRE_hart0_fpr_mem_server_request_put,
WILL_FIRE_hart0_fpr_mem_server_response_get,
WILL_FIRE_hart0_gpr_mem_server_request_put,
WILL_FIRE_hart0_gpr_mem_server_response_get,
WILL_FIRE_hart0_put_other_req_put,
WILL_FIRE_hart0_run_halt_server_request_put,
WILL_FIRE_hart0_run_halt_server_response_get,
WILL_FIRE_m_external_interrupt_req,
WILL_FIRE_master0_ar_arready,
WILL_FIRE_master0_aw_awready,
WILL_FIRE_master0_b_bflit,
WILL_FIRE_master0_r_rflit,
WILL_FIRE_master0_w_wready,
WILL_FIRE_master1_ar_drop,
WILL_FIRE_master1_aw_drop,
WILL_FIRE_master1_b_put,
WILL_FIRE_master1_r_put,
WILL_FIRE_master1_w_drop,
WILL_FIRE_non_maskable_interrupt_req,
WILL_FIRE_s_external_interrupt_req,
WILL_FIRE_set_verbosity,
WILL_FIRE_start;
// inputs to muxes for submodule ports
reg [1 : 0] MUX_mmioPlatform_state$write_1__VAL_4,
MUX_mmioPlatform_state$write_1__VAL_5;
wire [648 : 0] MUX_llc$dma_memReq_enq_1__VAL_1,
MUX_llc$dma_memReq_enq_1__VAL_2,
MUX_llc$dma_memReq_enq_1__VAL_3,
MUX_llc$dma_memReq_enq_1__VAL_4;
wire [586 : 0] MUX_core_0$dCacheToParent_fromP_enq_1__VAL_1,
MUX_core_0$dCacheToParent_fromP_enq_1__VAL_2;
wire [515 : 0] MUX_llc_mem_server_rg_cacheline_cache_data$write_1__VAL_1;
wire [214 : 0] MUX_mmio_axi4_adapter_f_reqs_from_core$enq_1__VAL_1,
MUX_mmio_axi4_adapter_f_reqs_from_core$enq_1__VAL_2,
MUX_mmio_axi4_adapter_f_reqs_from_core$enq_1__VAL_3,
MUX_mmio_axi4_adapter_f_reqs_from_core$enq_1__VAL_4;
wire [130 : 0] MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_1,
MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_10,
MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_2,
MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_3,
MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_4,
MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_5,
MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_6,
MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_7,
MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_8,
MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_9;
wire [129 : 0] MUX_mmio_axi4_adapter_f_rsps_to_core$enq_1__VAL_1,
MUX_mmio_axi4_adapter_f_rsps_to_core$enq_1__VAL_2,
MUX_mmio_axi4_adapter_f_rsps_to_core$enq_1__VAL_3;
wire [128 : 0] MUX_mmioPlatform_amoResp$write_1__VAL_1,
MUX_mmioPlatform_amoResp$write_1__VAL_2;
wire [66 : 0] MUX_mmioPlatform_curReq$write_1__VAL_1,
MUX_mmioPlatform_curReq$write_1__VAL_2;
wire [63 : 0] MUX_mmioPlatform_mtime$write_1__VAL_2;
wire [38 : 0] MUX_core_0$mmioToPlatform_pRq_enq_1__VAL_1,
MUX_core_0$mmioToPlatform_pRq_enq_1__VAL_2,
MUX_core_0$mmioToPlatform_pRq_enq_1__VAL_3,
MUX_core_0$mmioToPlatform_pRq_enq_1__VAL_4;
wire [9 : 0] MUX_llc_mem_server_rg_cacheline_cache_dirty_delay$write_1__VAL_2;
wire [6 : 0] MUX_mmioPlatform_cycle$write_1__VAL_1;
wire [1 : 0] MUX_mmioPlatform_instSel$write_1__VAL_2,
MUX_mmioPlatform_state$write_1__VAL_1,
MUX_mmioPlatform_state$write_1__VAL_3,
MUX_mmioPlatform_state$write_1__VAL_6;
wire MUX_core_0$mmioToPlatform_pRq_enq_1__SEL_1,
MUX_core_0$mmioToPlatform_pRq_enq_1__SEL_2,
MUX_core_0$mmioToPlatform_pRq_enq_1__SEL_3,
MUX_core_0$mmioToPlatform_pRq_enq_1__SEL_4,
MUX_core_0$mmioToPlatform_pRs_enq_1__SEL_1,
MUX_core_0$mmioToPlatform_pRs_enq_1__SEL_2,
MUX_core_0$mmioToPlatform_pRs_enq_1__SEL_3,
MUX_core_0$mmioToPlatform_pRs_enq_1__SEL_4,
MUX_core_0$mmioToPlatform_pRs_enq_1__SEL_5,
MUX_core_0$mmioToPlatform_pRs_enq_1__SEL_6,
MUX_llc$dma_memReq_enq_1__SEL_1,
MUX_llc_mem_server_rg_cacheline_cache_state$write_1__SEL_2,
MUX_llc_mem_server_rg_cacheline_cache_state$write_1__SEL_3,
MUX_mmioPlatform_amoResp$write_1__SEL_1,
MUX_mmioPlatform_amoResp$write_1__SEL_2,
MUX_mmioPlatform_amoWaitWriteResp$write_1__SEL_1,
MUX_mmioPlatform_curReq$write_1__SEL_1,
MUX_mmioPlatform_fetchingWay$write_1__SEL_1,
MUX_mmioPlatform_fetchingWay$write_1__VAL_2,
MUX_mmioPlatform_mtip_0$write_1__VAL_2,
MUX_mmioPlatform_state$write_1__SEL_2,
MUX_mmioPlatform_state$write_1__SEL_7,
MUX_mmioPlatform_state$write_1__SEL_8,
MUX_mmioPlatform_waitMTIPCRs$write_1__VAL_2,
MUX_mmio_axi4_adapter_f_rsps_to_core$enq_1__PSEL_1,
MUX_mmio_axi4_adapter_f_rsps_to_core$enq_1__SEL_1,
MUX_mmio_axi4_adapter_f_rsps_to_core$enq_1__SEL_2;
// declarations used by system tasks
// synopsys translate_off
reg [31 : 0] v__h227024;
reg [31 : 0] v__h226576;
reg [31 : 0] v__h9711;
reg [31 : 0] v__h9906;
reg [31 : 0] v__h11254;
reg [31 : 0] v__h17187;
reg [31 : 0] v__h17367;
reg [31 : 0] v__h17759;
reg [31 : 0] v__h18169;
reg [31 : 0] v__h2288;
reg [31 : 0] v__h7397;
reg [31 : 0] v__h20482;
reg [31 : 0] v__h21028;
reg [31 : 0] v__h21550;
reg [31 : 0] v__h204176;
reg [31 : 0] v__h217894;
reg [31 : 0] v__h194077;
reg [31 : 0] v__h225562;
reg [31 : 0] v__h194666;
reg [31 : 0] v__h194852;
reg [31 : 0] v__h2282;
reg [31 : 0] v__h7391;
reg [31 : 0] v__h9705;
reg [31 : 0] v__h9900;
reg [31 : 0] v__h11248;
reg [31 : 0] v__h17181;
reg [31 : 0] v__h17361;
reg [31 : 0] v__h17753;
reg [31 : 0] v__h18163;
reg [31 : 0] v__h20476;
reg [31 : 0] v__h21022;
reg [31 : 0] v__h21544;
reg [31 : 0] v__h194071;
reg [31 : 0] v__h194660;
reg [31 : 0] v__h194846;
reg [31 : 0] v__h204170;
reg [31 : 0] v__h217888;
reg [31 : 0] v__h225556;
reg [31 : 0] v__h226570;
reg [31 : 0] v__h227018;
// synopsys translate_on
// remaining internal signals
reg [63 : 0] CASE_llc_axi4_adapter_rg_wr_req_beat_BIT_0_0_l_ETC__q1,
CASE_llc_axi4_adapter_rg_wr_req_beat_BIT_0_0_l_ETC__q2,
CASE_llc_axi4_adapter_rg_wr_req_beat_BIT_0_0_l_ETC__q3,
CASE_llc_axi4_adapter_rg_wr_req_beat_BIT_0_0_l_ETC__q4,
CASE_x01008_0_IF_CAN_FIRE_RL_srcPropose_THEN_p_ETC__q14,
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q15,
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q16,
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q20,
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q21,
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q22,
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q23,
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q24,
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q25,
CASE_x23294_0_IF_propDstData_1_0_lat_0_whas__5_ETC__q29,
SEL_ARR_llc_mem_server_rg_cacheline_cache_data_ETC___d1988,
dword__h150979,
ld_data__h188893,
v_wdata__h218253,
wflit_wdata__h17697;
reg [31 : 0] SEL_ARR_mmio_axi4_adapter_f_rsps_to_core_first_ETC___d1393;
reg [7 : 0] v_wstrb__h218254, wflit_wstrb__h17698;
reg [5 : 0] IF_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_0_ETC___d846;
reg [2 : 0] x__h101208;
reg [1 : 0] CASE_x01008_0_IF_CAN_FIRE_RL_srcPropose_THEN_p_ETC__q12,
CASE_x01008_0_IF_CAN_FIRE_RL_srcPropose_THEN_p_ETC__q13,
CASE_x23294_0_IF_propDstData_1_0_lat_0_whas__5_ETC__q27;
reg CASE_mmioPlatform_reqFunc_BITS_5_TO_4_0_core_0_ETC__q10,
CASE_mmioPlatform_reqFunc_BITS_5_TO_4_0_core_0_ETC__q9,
CASE_x01008_0_IF_CAN_FIRE_RL_srcPropose_THEN_p_ETC__q11,
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q17,
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q18,
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q19,
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q26,
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q28,
SEL_ARR_IF_propDstIdx_0_lat_0_whas__422_THEN_p_ETC___d1486,
SEL_ARR_IF_propDstIdx_1_0_lat_0_whas__559_THEN_ETC___d1723,
v_wuser__h218256,
x__h101209,
x__h128029;
wire [583 : 0] IF_enqDst_1_0_lat_1_whas__647_THEN_enqDst_1_0__ETC___d1694;
wire [519 : 0] SEL_ARR_IF_propDstData_1_0_lat_0_whas__574_THE_ETC___d1843;
wire [517 : 0] IF_enqDst_1_0_lat_1_whas__647_THEN_enqDst_1_0__ETC___d1693;
wire [515 : 0] IF_enqDst_1_0_lat_0_whas__650_THEN_enqDst_1_0__ETC___d1685,
IF_llc_axi4_adapter_rg_rd_rsp_beat_275_BIT_0_3_ETC___d2307,
SEL_ARR_IF_propDstData_1_0_lat_0_whas__574_THE_ETC___d1838;
wire [383 : 0] IF_llc_mem_server_axi4_slave_xactor_shim_awff__ETC___d2036,
SEL_ARR_IF_propDstData_1_0_lat_0_whas__574_THE_ETC___d1820;
wire [129 : 0] IF_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_0_ETC___d1113,
IF_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_0_ETC___d1169;
wire [128 : 0] amoExec___d1008,
amoExec___d1078,
amoExec___d1134,
amoExec___d1363,
amoExec___d922,
mmio_axi4_adapter_rspData_77_BIT_128_78_CONCAT_ETC___d187;
wire [127 : 0] SEL_ARR_IF_propDstData_1_0_lat_0_whas__574_THE_ETC___d1786,
SEL_ARR_IF_propDstData_1_0_lat_0_whas__574_THE_ETC___d1803,
SEL_ARR_IF_propDstData_1_0_lat_0_whas__574_THE_ETC___d1837;
wire [97 : 0] llc_axi4_adapter_master_xactor_shim_arff_rvpo_ETC__q34,
llc_axi4_adapter_master_xactor_shim_awff_rvpo_ETC__q32;
wire [73 : 0] llc_axi4_adapter_master_xactor_shim_wff_rvpor_ETC__q33;
wire [72 : 0] llc_mem_server_axi4_slave_xactor_shim_rff_rvp_ETC__q31;
wire [66 : 0] IF_NOT_core_0_mmioToPlatform_cRq_first__23_BIT_ETC___d548,
IF_core_0_mmioToPlatform_cRq_first__23_BITS_21_ETC___d546;
wire [65 : 0] mmio_axi4_adapter_f_rsps_to_core_first__300_BI_ETC___d1401;
wire [64 : 0] IF_llc_mem_server_propDstData_0_lat_0_whas__12_ETC___d2125;
wire [63 : 0] IF_enqDst_1_0_lat_0_whas__650_THEN_enqDst_1_0__ETC___d1665,
IF_mmioPlatform_fromHostQ_empty_82_OR_mmioPlat_ETC___d1164,
IF_mmioPlatform_fromHostQ_empty_82_THEN_0_ELSE_ETC___d1162,
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920,
IF_mmioPlatform_reqBE_07_BIT_4_08_THEN_SEXT_mm_ETC___d1056,
IF_mmioPlatform_reqBE_07_BIT_4_08_THEN_SEXT_mm_ETC___d983,
IF_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_1_ETC___d1057,
IF_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_1_ETC___d984,
IF_mmioPlatform_toHostQ_empty_16_OR_mmioPlatfo_ETC___d1108,
IF_mmioPlatform_toHostQ_empty_16_THEN_0_ELSE_I_ETC___d1106,
IF_propDstData_1_0_lat_0_whas__574_THEN_propDs_ETC___d1579,
IF_propDstData_1_1_lat_0_whas__612_THEN_propDs_ETC___d1617,
addr1__h90785,
data__h141252,
failed_testnum__h226619,
line_addr__h140685,
line_addr__h150796,
line_addr__h194213,
mmioPlatform_mtime__h59851,
newData__h45239,
newData__h53340,
v_awaddr__h217782,
value__h61558,
x__h48552,
x__h56630,
x__h64558,
x__h68559,
x__h71233,
x__h73774,
x__h79413;
wire [47 : 0] IF_IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ__ETC___d1024,
IF_IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ__ETC___d1150,
IF_IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ__ETC___d949;
wire [31 : 0] IF_IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ__ETC___d1019,
IF_IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ__ETC___d1145,
IF_IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ__ETC___d940,
IF_mmioPlatform_fetchingWay_372_THEN_mmioPlatf_ETC___d1398,
amo_req_data__h39134,
lower_data__h44540,
mmioPlatform_mtime_BITS_31_TO_0__q8,
mmioPlatform_mtime_BITS_63_TO_32__q7,
mmioPlatform_mtimecmp_0_BITS_31_TO_0__q6,
mmioPlatform_mtimecmp_0_BITS_63_TO_32__q5,
upper_data__h44541,
v__h44396,
v__h44433,
x_data__h42075;
wire [8 : 0] SEL_ARR_IF_propDstData_0_lat_0_whas__436_THEN__ETC___d1542;
wire [7 : 0] IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907,
mem_req_rd_addr_arlen__h5420,
mmioPlatform_reqFunc_04_BITS_3_TO_0_44_CONCAT__ETC___d912;
wire [6 : 0] llc_mem_server_axi4_slave_xactor_shim_bff_rvp_ETC__q30;
wire [4 : 0] SEL_ARR_IF_propDstData_0_lat_0_whas__436_THEN__ETC___d1541,
x__h15153,
x__h15165,
x__h15177,
x__h15189,
x__h15201,
x__h15213,
x__h15225,
x__h15237,
x__h15249,
x__h15261,
x__h15273,
x__h15285,
x__h15297,
x__h15309,
x__h15321,
y__h15154,
y__h15166,
y__h15178,
y__h15190,
y__h15202,
y__h15214,
y__h15226,
y__h15238,
y__h15250,
y__h15262,
y__h15274,
y__h15286,
y__h15298,
y__h15310,
y__h15322;
wire [3 : 0] b__h194013, b__h2182, mmioPlatform_reqAmofunc__h88555;
wire [2 : 0] SEL_ARR_IF_propDstData_1_0_lat_0_whas__574_THE_ETC___d1761,
_theResult_____1_awsize_val__h17126,
x__h195066,
x__h218140;
wire [1 : 0] IF_enqDst_1_0_lat_0_whas__650_THEN_enqDst_1_0__ETC___d1670,
IF_propDstData_1_0_lat_0_whas__574_THEN_propDs_ETC___d1584,
IF_propDstData_1_1_lat_0_whas__612_THEN_propDs_ETC___d1622;
wire IF_IF_NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4__ETC___d964,
IF_NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05__ETC___d820,
IF_NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05__ETC___d959,
IF_enqDst_0_lat_0_whas__451_THEN_enqDst_0_lat__ETC___d1456,
IF_enqDst_1_0_lat_0_whas__650_THEN_enqDst_1_0__ETC___d1655,
IF_enqDst_1_0_lat_0_whas__650_THEN_enqDst_1_0__ETC___d1675,
IF_enqDst_1_0_lat_0_whas__650_THEN_enqDst_1_0__ETC___d1691,
IF_llc_mem_server_enqDst_0_lat_0_whas__130_THE_ETC___d2135,
IF_llc_mem_server_propDstIdx_0_lat_0_whas__115_ETC___d2118,
IF_mmioPlatform_mtimecmp_0_01_ULE_IF_NOT_mmioP_ETC___d1040,
IF_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_0_ETC___d821,
IF_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_2_ETC___d1102,
IF_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_2_ETC___d1159,
IF_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_2_ETC___d1180,
IF_mmioPlatform_toHostQ_enqReq_lat_1_whas__60__ETC___d369,
IF_mmioPlatform_waitLowerMSIPCRs_77_THEN_core__ETC___d885,
IF_mmio_axi4_adapter_f_rsps_to_core_first__300_ETC___d1376,
IF_mmio_axi4_adapter_soc_map_m_is_IO_addr_mmio_ETC___d210,
IF_propDstData_1_0_lat_0_whas__574_THEN_propDs_ETC___d1605,
IF_propDstData_1_1_lat_0_whas__612_THEN_propDs_ETC___d1643,
IF_propDstIdx_0_lat_0_whas__422_THEN_NOT_propD_ETC___d1488,
IF_propDstIdx_0_lat_0_whas__422_THEN_propDstId_ETC___d1425,
IF_propDstIdx_1_0_lat_0_whas__559_THEN_NOT_pro_ETC___d1725,
IF_propDstIdx_1_0_lat_0_whas__559_THEN_propDst_ETC___d1562,
IF_propDstIdx_1_1_lat_0_whas__566_THEN_propDst_ETC___d1569,
IF_propDstIdx_1_lat_0_whas__429_THEN_propDstId_ETC___d1432,
NOT_enqDst_0_rl_454_BIT_73_455_460_AND_SEL_ARR_ETC___d1548,
NOT_enqDst_0_rl_454_BIT_73_455_460_AND_SEL_ARR_ETC___d1553,
NOT_enqDst_1_0_rl_653_BIT_584_654_659_AND_SEL__ETC___d1849,
NOT_enqDst_1_0_rl_653_BIT_584_654_659_AND_SEL__ETC___d1854,
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261,
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2341,
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2344,
NOT_llc_axi4_adapter_rg_wr_req_beat_363_EQ_0_3_ETC___d2377,
NOT_mmioPlatform_curReq_99_BITS_66_TO_64_00_EQ_ETC___d1203,
NOT_mmioPlatform_curReq_99_BITS_66_TO_64_00_EQ_ETC___d1298,
NOT_mmioPlatform_curReq_99_BITS_66_TO_64_00_EQ_ETC___d1309,
NOT_mmioPlatform_curReq_99_BITS_66_TO_64_00_EQ_ETC___d1319,
NOT_mmioPlatform_curReq_99_BITS_66_TO_64_00_EQ_ETC___d1367,
NOT_mmioPlatform_curReq_99_BITS_66_TO_64_00_EQ_ETC___d1379,
NOT_mmioPlatform_mtip_0_00_07_AND_mmioPlatform_ETC___d515,
NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d1063,
NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d1067,
NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d873,
NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d991,
NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d995,
NOT_mmio_axi4_adapter_f_reqs_from_core_first_B_ETC___d208,
SEL_ARR_IF_propDstIdx_0_lat_0_whas__422_THEN_p_ETC___d1490,
SEL_ARR_IF_propDstIdx_1_0_lat_0_whas__559_THEN_ETC___d1727,
_dand1mmio_axi4_adapter_f_reqs_from_core$EN_deq,
_theResult____h13501,
core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d525,
core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d527,
core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d530,
core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d532,
core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d538,
core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d541,
core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d771,
core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d777,
core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d783,
core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d790,
core_0_mmioToPlatform_cRq_notEmpty__09_AND_cor_ETC___d766,
llc_axi4_adapter_master_xactor_shim_rff_rv_por_ETC___d2319,
llc_axi4_adapter_master_xactor_shim_rff_rv_por_ETC___d2322,
llc_axi4_adapter_master_xactor_shim_rff_rv_por_ETC___d2327,
llc_axi4_adapter_master_xactor_shim_rff_rv_por_ETC___d2330,
llc_axi4_adapter_master_xactor_shim_rff_rv_por_ETC___d2335,
llc_axi4_adapter_master_xactor_shim_rff_rv_por_ETC___d2338,
llc_mem_server_axi4_slave_xactor_shim_arff_rv__ETC___d2054,
llc_mem_server_axi4_slave_xactor_shim_awff_rv__ETC___d1953,
mmioPlatform_amoWaitWriteResp_313_OR_core_0_RD_ETC___d1316,
mmioPlatform_cycle_92_ULT_99___d493,
mmioPlatform_fetchingWay_372_ULT_mmioPlatform__ETC___d1381,
mmioPlatform_mtimecmp_0_01_ULE_IF_NOT_mmioPlat_ETC___d1031,
mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502,
mmioPlatform_mtip_0_00_OR_NOT_mmioPlatform_mti_ETC___d586,
mmioPlatform_mtip_0_00_OR_NOT_mmioPlatform_mti_ETC___d592,
mmioPlatform_mtip_0_00_OR_NOT_mmioPlatform_mti_ETC___d598,
mmioPlatform_mtip_0_00_OR_NOT_mmioPlatform_mti_ETC___d604,
mmioPlatform_mtip_0_00_OR_NOT_mmioPlatform_mti_ETC___d610,
mmioPlatform_mtip_0_00_OR_NOT_mmioPlatform_mti_ETC___d616,
mmioPlatform_mtip_0_00_OR_NOT_mmioPlatform_mti_ETC___d622,
mmioPlatform_mtip_0_00_OR_NOT_mmioPlatform_mti_ETC___d628,
mmioPlatform_mtip_0_00_OR_NOT_mmioPlatform_mti_ETC___d634,
mmioPlatform_mtip_0_00_OR_NOT_mmioPlatform_mti_ETC___d656,
mmioPlatform_mtip_0_00_OR_NOT_mmioPlatform_mti_ETC___d762,
mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_0_06_ETC___d1051,
mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_0_06_ETC___d831,
mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_0_06_ETC___d976,
mmio_axi4_adapter_f_reqs_from_core_first_BITS__ETC___d257,
mmio_axi4_adapter_f_reqs_from_core_first_BITS__ETC___d261,
mmio_axi4_adapter_f_reqs_from_core_i_notEmpty__ETC___d8,
mmio_axi4_adapter_read_req_addr_79_BIT_3_80_PL_ETC___d181,
mmio_axi4_adapter_soc_map_m_is_IO_addr_mmio_ax_ETC___d221,
whichHalf___1__h15065,
x__h101008,
x__h10408,
x__h116730,
x__h123294,
x__h17629;
// action method start
assign RDY_start = mmioPlatform_state == 2'd0 && core_0$RDY_coreReq_start ;
assign CAN_FIRE_start =
mmioPlatform_state == 2'd0 && core_0$RDY_coreReq_start ;
assign WILL_FIRE_start = EN_start ;
// value method master0_aw_awid
assign master0_awid =
llc_axi4_adapter_master_xactor_shim_awff_rvpo_ETC__q32[97:93] ;
// value method master0_aw_awaddr
assign master0_awaddr =
llc_axi4_adapter_master_xactor_shim_awff_rvpo_ETC__q32[92:29] ;
// value method master0_aw_awlen
assign master0_awlen =
llc_axi4_adapter_master_xactor_shim_awff_rvpo_ETC__q32[28:21] ;
// value method master0_aw_awsize
assign master0_awsize =
llc_axi4_adapter_master_xactor_shim_awff_rvpo_ETC__q32[20:18] ;
// value method master0_aw_awburst
assign master0_awburst =
llc_axi4_adapter_master_xactor_shim_awff_rvpo_ETC__q32[17:16] ;
// value method master0_aw_awlock
assign master0_awlock =
llc_axi4_adapter_master_xactor_shim_awff_rvpo_ETC__q32[15] ;
// value method master0_aw_awcache
assign master0_awcache =
llc_axi4_adapter_master_xactor_shim_awff_rvpo_ETC__q32[14:11] ;
// value method master0_aw_awprot
assign master0_awprot =
llc_axi4_adapter_master_xactor_shim_awff_rvpo_ETC__q32[10:8] ;
// value method master0_aw_awqos
assign master0_awqos =
llc_axi4_adapter_master_xactor_shim_awff_rvpo_ETC__q32[7:4] ;
// value method master0_aw_awregion
assign master0_awregion =
llc_axi4_adapter_master_xactor_shim_awff_rvpo_ETC__q32[3:0] ;
// value method master0_aw_awvalid
assign master0_awvalid =
CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_awSynth_src_setPeek ;
// action method master0_aw_awready
assign CAN_FIRE_master0_aw_awready = 1'd1 ;
assign WILL_FIRE_master0_aw_awready = 1'd1 ;
// value method master0_w_wdata
assign master0_wdata =
llc_axi4_adapter_master_xactor_shim_wff_rvpor_ETC__q33[73:10] ;
// value method master0_w_wstrb
assign master0_wstrb =
llc_axi4_adapter_master_xactor_shim_wff_rvpor_ETC__q33[9:2] ;
// value method master0_w_wlast
assign master0_wlast =
llc_axi4_adapter_master_xactor_shim_wff_rvpor_ETC__q33[1] ;
// value method master0_w_wuser
assign master0_wuser =
llc_axi4_adapter_master_xactor_shim_wff_rvpor_ETC__q33[0] ;
// value method master0_w_wvalid
assign master0_wvalid =
CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_wSynth_src_setPeek ;
// action method master0_w_wready
assign CAN_FIRE_master0_w_wready = 1'd1 ;
assign WILL_FIRE_master0_w_wready = 1'd1 ;
// action method master0_b_bflit
assign CAN_FIRE_master0_b_bflit = 1'd1 ;
assign WILL_FIRE_master0_b_bflit = 1'd1 ;
// value method master0_b_bready
assign master0_bready = !llc_axi4_adapter_master_xactor_shim_bff_rv[7] ;
// value method master0_ar_arid
assign master0_arid =
llc_axi4_adapter_master_xactor_shim_arff_rvpo_ETC__q34[97:93] ;
// value method master0_ar_araddr
assign master0_araddr =
llc_axi4_adapter_master_xactor_shim_arff_rvpo_ETC__q34[92:29] ;
// value method master0_ar_arlen
assign master0_arlen =
llc_axi4_adapter_master_xactor_shim_arff_rvpo_ETC__q34[28:21] ;
// value method master0_ar_arsize
assign master0_arsize =
llc_axi4_adapter_master_xactor_shim_arff_rvpo_ETC__q34[20:18] ;
// value method master0_ar_arburst
assign master0_arburst =
llc_axi4_adapter_master_xactor_shim_arff_rvpo_ETC__q34[17:16] ;
// value method master0_ar_arlock
assign master0_arlock =
llc_axi4_adapter_master_xactor_shim_arff_rvpo_ETC__q34[15] ;
// value method master0_ar_arcache
assign master0_arcache =
llc_axi4_adapter_master_xactor_shim_arff_rvpo_ETC__q34[14:11] ;
// value method master0_ar_arprot
assign master0_arprot =
llc_axi4_adapter_master_xactor_shim_arff_rvpo_ETC__q34[10:8] ;
// value method master0_ar_arqos
assign master0_arqos =
llc_axi4_adapter_master_xactor_shim_arff_rvpo_ETC__q34[7:4] ;
// value method master0_ar_arregion
assign master0_arregion =
llc_axi4_adapter_master_xactor_shim_arff_rvpo_ETC__q34[3:0] ;
// value method master0_ar_arvalid
assign master0_arvalid =
CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_arSynth_src_setPeek ;
// action method master0_ar_arready
assign CAN_FIRE_master0_ar_arready = 1'd1 ;
assign WILL_FIRE_master0_ar_arready = 1'd1 ;
// action method master0_r_rflit
assign CAN_FIRE_master0_r_rflit = 1'd1 ;
assign WILL_FIRE_master0_r_rflit = 1'd1 ;
// value method master0_r_rready
assign master0_rready = !llc_axi4_adapter_master_xactor_shim_rff_rv[73] ;
// value method master1_aw_canPeek
assign master1_aw_canPeek = mmio_axi4_adapter_master_shim_awff$EMPTY_N ;
// value method master1_aw_peek
assign master1_aw_peek = mmio_axi4_adapter_master_shim_awff$D_OUT ;
assign RDY_master1_aw_peek = mmio_axi4_adapter_master_shim_awff$EMPTY_N ;
// action method master1_aw_drop
assign RDY_master1_aw_drop = mmio_axi4_adapter_master_shim_awff$EMPTY_N ;
assign CAN_FIRE_master1_aw_drop =
mmio_axi4_adapter_master_shim_awff$EMPTY_N ;
assign WILL_FIRE_master1_aw_drop = EN_master1_aw_drop ;
// value method master1_w_canPeek
assign master1_w_canPeek = mmio_axi4_adapter_master_shim_wff$EMPTY_N ;
// value method master1_w_peek
assign master1_w_peek = mmio_axi4_adapter_master_shim_wff$D_OUT ;
assign RDY_master1_w_peek = mmio_axi4_adapter_master_shim_wff$EMPTY_N ;
// action method master1_w_drop
assign RDY_master1_w_drop = mmio_axi4_adapter_master_shim_wff$EMPTY_N ;
assign CAN_FIRE_master1_w_drop = mmio_axi4_adapter_master_shim_wff$EMPTY_N ;
assign WILL_FIRE_master1_w_drop = EN_master1_w_drop ;
// value method master1_b_canPut
assign master1_b_canPut = mmio_axi4_adapter_master_shim_bff$FULL_N ;
// action method master1_b_put
assign RDY_master1_b_put = mmio_axi4_adapter_master_shim_bff$FULL_N ;
assign CAN_FIRE_master1_b_put = mmio_axi4_adapter_master_shim_bff$FULL_N ;
assign WILL_FIRE_master1_b_put = EN_master1_b_put ;
// value method master1_ar_canPeek
assign master1_ar_canPeek = mmio_axi4_adapter_master_shim_arff$EMPTY_N ;
// value method master1_ar_peek
assign master1_ar_peek = mmio_axi4_adapter_master_shim_arff$D_OUT ;
assign RDY_master1_ar_peek = mmio_axi4_adapter_master_shim_arff$EMPTY_N ;
// action method master1_ar_drop
assign RDY_master1_ar_drop = mmio_axi4_adapter_master_shim_arff$EMPTY_N ;
assign CAN_FIRE_master1_ar_drop =
mmio_axi4_adapter_master_shim_arff$EMPTY_N ;
assign WILL_FIRE_master1_ar_drop = EN_master1_ar_drop ;
// value method master1_r_canPut
assign master1_r_canPut = mmio_axi4_adapter_master_shim_rff$FULL_N ;
// action method master1_r_put
assign RDY_master1_r_put = mmio_axi4_adapter_master_shim_rff$FULL_N ;
assign CAN_FIRE_master1_r_put = mmio_axi4_adapter_master_shim_rff$FULL_N ;
assign WILL_FIRE_master1_r_put = EN_master1_r_put ;
// action method m_external_interrupt_req
assign CAN_FIRE_m_external_interrupt_req = 1'd1 ;
assign WILL_FIRE_m_external_interrupt_req = 1'd1 ;
// action method s_external_interrupt_req
assign CAN_FIRE_s_external_interrupt_req = 1'd1 ;
assign WILL_FIRE_s_external_interrupt_req = 1'd1 ;
// action method non_maskable_interrupt_req
assign CAN_FIRE_non_maskable_interrupt_req = 1'd1 ;
assign WILL_FIRE_non_maskable_interrupt_req = 1'd1 ;
// action method set_verbosity
assign RDY_set_verbosity = 1'd1 ;
assign CAN_FIRE_set_verbosity = 1'd1 ;
assign WILL_FIRE_set_verbosity = EN_set_verbosity ;
// action method debug_module_mem_server_aw_awflit
assign CAN_FIRE_debug_module_mem_server_aw_awflit = 1'd1 ;
assign WILL_FIRE_debug_module_mem_server_aw_awflit = 1'd1 ;
// value method debug_module_mem_server_aw_awready
assign debug_module_mem_server_awready =
!llc_mem_server_axi4_slave_xactor_shim_awff_rv[98] ;
// action method debug_module_mem_server_w_wflit
assign CAN_FIRE_debug_module_mem_server_w_wflit = 1'd1 ;
assign WILL_FIRE_debug_module_mem_server_w_wflit = 1'd1 ;
// value method debug_module_mem_server_w_wready
assign debug_module_mem_server_wready =
!llc_mem_server_axi4_slave_xactor_shim_wff_rv[74] ;
// value method debug_module_mem_server_b_bid
assign debug_module_mem_server_bid =
llc_mem_server_axi4_slave_xactor_shim_bff_rvp_ETC__q30[6:2] ;
// value method debug_module_mem_server_b_bresp
assign debug_module_mem_server_bresp =
llc_mem_server_axi4_slave_xactor_shim_bff_rvp_ETC__q30[1:0] ;
// value method debug_module_mem_server_b_bvalid
assign debug_module_mem_server_bvalid =
CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_bSynth_src_setPeek ;
// action method debug_module_mem_server_b_bready
assign CAN_FIRE_debug_module_mem_server_b_bready = 1'd1 ;
assign WILL_FIRE_debug_module_mem_server_b_bready = 1'd1 ;
// action method debug_module_mem_server_ar_arflit
assign CAN_FIRE_debug_module_mem_server_ar_arflit = 1'd1 ;
assign WILL_FIRE_debug_module_mem_server_ar_arflit = 1'd1 ;
// value method debug_module_mem_server_ar_arready
assign debug_module_mem_server_arready =
!llc_mem_server_axi4_slave_xactor_shim_arff_rv[98] ;
// value method debug_module_mem_server_r_rid
assign debug_module_mem_server_rid =
llc_mem_server_axi4_slave_xactor_shim_rff_rvp_ETC__q31[72:68] ;
// value method debug_module_mem_server_r_rdata
assign debug_module_mem_server_rdata =
llc_mem_server_axi4_slave_xactor_shim_rff_rvp_ETC__q31[67:4] ;
// value method debug_module_mem_server_r_rresp
assign debug_module_mem_server_rresp =
llc_mem_server_axi4_slave_xactor_shim_rff_rvp_ETC__q31[3:2] ;
// value method debug_module_mem_server_r_rlast
assign debug_module_mem_server_rlast =
llc_mem_server_axi4_slave_xactor_shim_rff_rvp_ETC__q31[1] ;
// value method debug_module_mem_server_r_ruser
assign debug_module_mem_server_ruser =
llc_mem_server_axi4_slave_xactor_shim_rff_rvp_ETC__q31[0] ;
// value method debug_module_mem_server_r_rvalid
assign debug_module_mem_server_rvalid =
CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_rSynth_src_setPeek ;
// action method debug_module_mem_server_r_rready
assign CAN_FIRE_debug_module_mem_server_r_rready = 1'd1 ;
assign WILL_FIRE_debug_module_mem_server_r_rready = 1'd1 ;
// action method hart0_run_halt_server_request_put
assign RDY_hart0_run_halt_server_request_put =
core_0$RDY_hart0_run_halt_server_request_put ;
assign CAN_FIRE_hart0_run_halt_server_request_put =
core_0$RDY_hart0_run_halt_server_request_put ;
assign WILL_FIRE_hart0_run_halt_server_request_put =
EN_hart0_run_halt_server_request_put ;
// actionvalue method hart0_run_halt_server_response_get
assign hart0_run_halt_server_response_get =
core_0$hart0_run_halt_server_response_get ;
assign RDY_hart0_run_halt_server_response_get =
core_0$RDY_hart0_run_halt_server_response_get ;
assign CAN_FIRE_hart0_run_halt_server_response_get =
core_0$RDY_hart0_run_halt_server_response_get ;
assign WILL_FIRE_hart0_run_halt_server_response_get =
EN_hart0_run_halt_server_response_get ;
// action method hart0_gpr_mem_server_request_put
assign RDY_hart0_gpr_mem_server_request_put =
core_0$RDY_hart0_gpr_mem_server_request_put ;
assign CAN_FIRE_hart0_gpr_mem_server_request_put =
core_0$RDY_hart0_gpr_mem_server_request_put ;
assign WILL_FIRE_hart0_gpr_mem_server_request_put =
EN_hart0_gpr_mem_server_request_put ;
// actionvalue method hart0_gpr_mem_server_response_get
assign hart0_gpr_mem_server_response_get =
core_0$hart0_gpr_mem_server_response_get ;
assign RDY_hart0_gpr_mem_server_response_get =
core_0$RDY_hart0_gpr_mem_server_response_get ;
assign CAN_FIRE_hart0_gpr_mem_server_response_get =
core_0$RDY_hart0_gpr_mem_server_response_get ;
assign WILL_FIRE_hart0_gpr_mem_server_response_get =
EN_hart0_gpr_mem_server_response_get ;
// action method hart0_fpr_mem_server_request_put
assign RDY_hart0_fpr_mem_server_request_put =
core_0$RDY_hart0_fpr_mem_server_request_put ;
assign CAN_FIRE_hart0_fpr_mem_server_request_put =
core_0$RDY_hart0_fpr_mem_server_request_put ;
assign WILL_FIRE_hart0_fpr_mem_server_request_put =
EN_hart0_fpr_mem_server_request_put ;
// actionvalue method hart0_fpr_mem_server_response_get
assign hart0_fpr_mem_server_response_get =
core_0$hart0_fpr_mem_server_response_get ;
assign RDY_hart0_fpr_mem_server_response_get =
core_0$RDY_hart0_fpr_mem_server_response_get ;
assign CAN_FIRE_hart0_fpr_mem_server_response_get =
core_0$RDY_hart0_fpr_mem_server_response_get ;
assign WILL_FIRE_hart0_fpr_mem_server_response_get =
EN_hart0_fpr_mem_server_response_get ;
// action method hart0_csr_mem_server_request_put
assign RDY_hart0_csr_mem_server_request_put =
core_0$RDY_hart0_csr_mem_server_request_put ;
assign CAN_FIRE_hart0_csr_mem_server_request_put =
core_0$RDY_hart0_csr_mem_server_request_put ;
assign WILL_FIRE_hart0_csr_mem_server_request_put =
EN_hart0_csr_mem_server_request_put ;
// actionvalue method hart0_csr_mem_server_response_get
assign hart0_csr_mem_server_response_get =
core_0$hart0_csr_mem_server_response_get ;
assign RDY_hart0_csr_mem_server_response_get =
core_0$RDY_hart0_csr_mem_server_response_get ;
assign CAN_FIRE_hart0_csr_mem_server_response_get =
core_0$RDY_hart0_csr_mem_server_response_get ;
assign WILL_FIRE_hart0_csr_mem_server_response_get =
EN_hart0_csr_mem_server_response_get ;
// action method hart0_put_other_req_put
assign RDY_hart0_put_other_req_put = 1'd1 ;
assign CAN_FIRE_hart0_put_other_req_put = 1'd1 ;
assign WILL_FIRE_hart0_put_other_req_put = EN_hart0_put_other_req_put ;
// submodule core_0
mkCore core_0(.CLK(CLK),
.RST_N(RST_N),
.coreReq_perfReq_loc(core_0$coreReq_perfReq_loc),
.coreReq_perfReq_t(core_0$coreReq_perfReq_t),
.coreReq_start_fromHostAddr(core_0$coreReq_start_fromHostAddr),
.coreReq_start_running(core_0$coreReq_start_running),
.coreReq_start_startpc(core_0$coreReq_start_startpc),
.coreReq_start_toHostAddr(core_0$coreReq_start_toHostAddr),
.dCacheToParent_fromP_enq_x(core_0$dCacheToParent_fromP_enq_x),
.hart0_csr_mem_server_request_put(core_0$hart0_csr_mem_server_request_put),
.hart0_fpr_mem_server_request_put(core_0$hart0_fpr_mem_server_request_put),
.hart0_gpr_mem_server_request_put(core_0$hart0_gpr_mem_server_request_put),
.hart0_run_halt_server_request_put(core_0$hart0_run_halt_server_request_put),
.iCacheToParent_fromP_enq_x(core_0$iCacheToParent_fromP_enq_x),
.mmioToPlatform_pRq_enq_x(core_0$mmioToPlatform_pRq_enq_x),
.mmioToPlatform_pRs_enq_x(core_0$mmioToPlatform_pRs_enq_x),
.mmioToPlatform_setTime_t(core_0$mmioToPlatform_setTime_t),
.recvDoStats_x(core_0$recvDoStats_x),
.setMEIP_v(core_0$setMEIP_v),
.setSEIP_v(core_0$setSEIP_v),
.tlbToMem_respLd_enq_x(core_0$tlbToMem_respLd_enq_x),
.EN_coreReq_start(core_0$EN_coreReq_start),
.EN_coreReq_perfReq(core_0$EN_coreReq_perfReq),
.EN_coreIndInv_perfResp(core_0$EN_coreIndInv_perfResp),
.EN_coreIndInv_terminate(core_0$EN_coreIndInv_terminate),
.EN_dCacheToParent_rsToP_deq(core_0$EN_dCacheToParent_rsToP_deq),
.EN_dCacheToParent_rqToP_deq(core_0$EN_dCacheToParent_rqToP_deq),
.EN_dCacheToParent_fromP_enq(core_0$EN_dCacheToParent_fromP_enq),
.EN_iCacheToParent_rsToP_deq(core_0$EN_iCacheToParent_rsToP_deq),
.EN_iCacheToParent_rqToP_deq(core_0$EN_iCacheToParent_rqToP_deq),
.EN_iCacheToParent_fromP_enq(core_0$EN_iCacheToParent_fromP_enq),
.EN_tlbToMem_memReq_deq(core_0$EN_tlbToMem_memReq_deq),
.EN_tlbToMem_respLd_enq(core_0$EN_tlbToMem_respLd_enq),
.EN_mmioToPlatform_cRq_deq(core_0$EN_mmioToPlatform_cRq_deq),
.EN_mmioToPlatform_pRs_enq(core_0$EN_mmioToPlatform_pRs_enq),
.EN_mmioToPlatform_pRq_enq(core_0$EN_mmioToPlatform_pRq_enq),
.EN_mmioToPlatform_cRs_deq(core_0$EN_mmioToPlatform_cRs_deq),
.EN_mmioToPlatform_setTime(core_0$EN_mmioToPlatform_setTime),
.EN_sendDoStats(core_0$EN_sendDoStats),
.EN_recvDoStats(core_0$EN_recvDoStats),
.EN_deadlock_dCacheCRqStuck_get(core_0$EN_deadlock_dCacheCRqStuck_get),
.EN_deadlock_dCachePRqStuck_get(core_0$EN_deadlock_dCachePRqStuck_get),
.EN_deadlock_iCacheCRqStuck_get(core_0$EN_deadlock_iCacheCRqStuck_get),
.EN_deadlock_iCachePRqStuck_get(core_0$EN_deadlock_iCachePRqStuck_get),
.EN_deadlock_renameInstStuck_get(core_0$EN_deadlock_renameInstStuck_get),
.EN_deadlock_renameCorrectPathStuck_get(core_0$EN_deadlock_renameCorrectPathStuck_get),
.EN_deadlock_commitInstStuck_get(core_0$EN_deadlock_commitInstStuck_get),
.EN_deadlock_commitUserInstStuck_get(core_0$EN_deadlock_commitUserInstStuck_get),
.EN_deadlock_checkStarted_get(core_0$EN_deadlock_checkStarted_get),
.EN_renameDebug_renameErr_get(core_0$EN_renameDebug_renameErr_get),
.EN_setMEIP(core_0$EN_setMEIP),
.EN_setSEIP(core_0$EN_setSEIP),
.EN_hart0_run_halt_server_request_put(core_0$EN_hart0_run_halt_server_request_put),
.EN_hart0_run_halt_server_response_get(core_0$EN_hart0_run_halt_server_response_get),
.EN_hart0_gpr_mem_server_request_put(core_0$EN_hart0_gpr_mem_server_request_put),
.EN_hart0_gpr_mem_server_response_get(core_0$EN_hart0_gpr_mem_server_response_get),
.EN_hart0_fpr_mem_server_request_put(core_0$EN_hart0_fpr_mem_server_request_put),
.EN_hart0_fpr_mem_server_response_get(core_0$EN_hart0_fpr_mem_server_response_get),
.EN_hart0_csr_mem_server_request_put(core_0$EN_hart0_csr_mem_server_request_put),
.EN_hart0_csr_mem_server_response_get(core_0$EN_hart0_csr_mem_server_response_get),
.RDY_coreReq_start(core_0$RDY_coreReq_start),
.RDY_coreReq_perfReq(),
.coreIndInv_perfResp(),
.RDY_coreIndInv_perfResp(),
.RDY_coreIndInv_terminate(core_0$RDY_coreIndInv_terminate),
.dCacheToParent_rsToP_notEmpty(),
.RDY_dCacheToParent_rsToP_notEmpty(),
.RDY_dCacheToParent_rsToP_deq(core_0$RDY_dCacheToParent_rsToP_deq),
.dCacheToParent_rsToP_first(core_0$dCacheToParent_rsToP_first),
.RDY_dCacheToParent_rsToP_first(core_0$RDY_dCacheToParent_rsToP_first),
.dCacheToParent_rqToP_notEmpty(),
.RDY_dCacheToParent_rqToP_notEmpty(),
.RDY_dCacheToParent_rqToP_deq(core_0$RDY_dCacheToParent_rqToP_deq),
.dCacheToParent_rqToP_first(core_0$dCacheToParent_rqToP_first),
.RDY_dCacheToParent_rqToP_first(core_0$RDY_dCacheToParent_rqToP_first),
.dCacheToParent_fromP_notFull(),
.RDY_dCacheToParent_fromP_notFull(),
.RDY_dCacheToParent_fromP_enq(core_0$RDY_dCacheToParent_fromP_enq),
.iCacheToParent_rsToP_notEmpty(),
.RDY_iCacheToParent_rsToP_notEmpty(),
.RDY_iCacheToParent_rsToP_deq(core_0$RDY_iCacheToParent_rsToP_deq),
.iCacheToParent_rsToP_first(core_0$iCacheToParent_rsToP_first),
.RDY_iCacheToParent_rsToP_first(core_0$RDY_iCacheToParent_rsToP_first),
.iCacheToParent_rqToP_notEmpty(),
.RDY_iCacheToParent_rqToP_notEmpty(),
.RDY_iCacheToParent_rqToP_deq(core_0$RDY_iCacheToParent_rqToP_deq),
.iCacheToParent_rqToP_first(core_0$iCacheToParent_rqToP_first),
.RDY_iCacheToParent_rqToP_first(core_0$RDY_iCacheToParent_rqToP_first),
.iCacheToParent_fromP_notFull(),
.RDY_iCacheToParent_fromP_notFull(),
.RDY_iCacheToParent_fromP_enq(core_0$RDY_iCacheToParent_fromP_enq),
.tlbToMem_memReq_notEmpty(),
.RDY_tlbToMem_memReq_notEmpty(),
.RDY_tlbToMem_memReq_deq(core_0$RDY_tlbToMem_memReq_deq),
.tlbToMem_memReq_first(core_0$tlbToMem_memReq_first),
.RDY_tlbToMem_memReq_first(core_0$RDY_tlbToMem_memReq_first),
.tlbToMem_respLd_notFull(),
.RDY_tlbToMem_respLd_notFull(),
.RDY_tlbToMem_respLd_enq(core_0$RDY_tlbToMem_respLd_enq),
.mmioToPlatform_cRq_notEmpty(core_0$mmioToPlatform_cRq_notEmpty),
.RDY_mmioToPlatform_cRq_notEmpty(),
.RDY_mmioToPlatform_cRq_deq(core_0$RDY_mmioToPlatform_cRq_deq),
.mmioToPlatform_cRq_first(core_0$mmioToPlatform_cRq_first),
.RDY_mmioToPlatform_cRq_first(core_0$RDY_mmioToPlatform_cRq_first),
.mmioToPlatform_pRs_notFull(),
.RDY_mmioToPlatform_pRs_notFull(),
.RDY_mmioToPlatform_pRs_enq(core_0$RDY_mmioToPlatform_pRs_enq),
.mmioToPlatform_pRq_notFull(),
.RDY_mmioToPlatform_pRq_notFull(),
.RDY_mmioToPlatform_pRq_enq(core_0$RDY_mmioToPlatform_pRq_enq),
.mmioToPlatform_cRs_notEmpty(),
.RDY_mmioToPlatform_cRs_notEmpty(),
.RDY_mmioToPlatform_cRs_deq(core_0$RDY_mmioToPlatform_cRs_deq),
.mmioToPlatform_cRs_first(core_0$mmioToPlatform_cRs_first),
.RDY_mmioToPlatform_cRs_first(core_0$RDY_mmioToPlatform_cRs_first),
.RDY_mmioToPlatform_setTime(),
.sendDoStats(core_0$sendDoStats),
.RDY_sendDoStats(core_0$RDY_sendDoStats),
.RDY_recvDoStats(),
.deadlock_dCacheCRqStuck_get(),
.RDY_deadlock_dCacheCRqStuck_get(core_0$RDY_deadlock_dCacheCRqStuck_get),
.deadlock_dCachePRqStuck_get(),
.RDY_deadlock_dCachePRqStuck_get(core_0$RDY_deadlock_dCachePRqStuck_get),
.deadlock_iCacheCRqStuck_get(),
.RDY_deadlock_iCacheCRqStuck_get(core_0$RDY_deadlock_iCacheCRqStuck_get),
.deadlock_iCachePRqStuck_get(),
.RDY_deadlock_iCachePRqStuck_get(core_0$RDY_deadlock_iCachePRqStuck_get),
.deadlock_renameInstStuck_get(),
.RDY_deadlock_renameInstStuck_get(core_0$RDY_deadlock_renameInstStuck_get),
.deadlock_renameCorrectPathStuck_get(),
.RDY_deadlock_renameCorrectPathStuck_get(core_0$RDY_deadlock_renameCorrectPathStuck_get),
.deadlock_commitInstStuck_get(),
.RDY_deadlock_commitInstStuck_get(core_0$RDY_deadlock_commitInstStuck_get),
.deadlock_commitUserInstStuck_get(),
.RDY_deadlock_commitUserInstStuck_get(core_0$RDY_deadlock_commitUserInstStuck_get),
.RDY_deadlock_checkStarted_get(core_0$RDY_deadlock_checkStarted_get),
.renameDebug_renameErr_get(),
.RDY_renameDebug_renameErr_get(core_0$RDY_renameDebug_renameErr_get),
.RDY_setMEIP(),
.RDY_setSEIP(),
.RDY_hart0_run_halt_server_request_put(core_0$RDY_hart0_run_halt_server_request_put),
.hart0_run_halt_server_response_get(core_0$hart0_run_halt_server_response_get),
.RDY_hart0_run_halt_server_response_get(core_0$RDY_hart0_run_halt_server_response_get),
.RDY_hart0_gpr_mem_server_request_put(core_0$RDY_hart0_gpr_mem_server_request_put),
.hart0_gpr_mem_server_response_get(core_0$hart0_gpr_mem_server_response_get),
.RDY_hart0_gpr_mem_server_response_get(core_0$RDY_hart0_gpr_mem_server_response_get),
.RDY_hart0_fpr_mem_server_request_put(core_0$RDY_hart0_fpr_mem_server_request_put),
.hart0_fpr_mem_server_response_get(core_0$hart0_fpr_mem_server_response_get),
.RDY_hart0_fpr_mem_server_response_get(core_0$RDY_hart0_fpr_mem_server_response_get),
.RDY_hart0_csr_mem_server_request_put(core_0$RDY_hart0_csr_mem_server_request_put),
.hart0_csr_mem_server_response_get(core_0$hart0_csr_mem_server_response_get),
.RDY_hart0_csr_mem_server_response_get(core_0$RDY_hart0_csr_mem_server_response_get));
// submodule llc
mkLLCache llc(.CLK(CLK),
.RST_N(RST_N),
.dma_memReq_enq_x(llc$dma_memReq_enq_x),
.perf_req_r(llc$perf_req_r),
.perf_setStatus_doStats(llc$perf_setStatus_doStats),
.to_child_rqFromC_enq_x(llc$to_child_rqFromC_enq_x),
.to_child_rsFromC_enq_x(llc$to_child_rsFromC_enq_x),
.to_mem_rsFromM_enq_x(llc$to_mem_rsFromM_enq_x),
.EN_to_child_rsFromC_enq(llc$EN_to_child_rsFromC_enq),
.EN_to_child_rqFromC_enq(llc$EN_to_child_rqFromC_enq),
.EN_to_child_toC_deq(llc$EN_to_child_toC_deq),
.EN_dma_memReq_enq(llc$EN_dma_memReq_enq),
.EN_dma_respLd_deq(llc$EN_dma_respLd_deq),
.EN_dma_respSt_deq(llc$EN_dma_respSt_deq),
.EN_to_mem_toM_deq(llc$EN_to_mem_toM_deq),
.EN_to_mem_rsFromM_enq(llc$EN_to_mem_rsFromM_enq),
.EN_cRqStuck_get(llc$EN_cRqStuck_get),
.EN_perf_setStatus(llc$EN_perf_setStatus),
.EN_perf_req(llc$EN_perf_req),
.EN_perf_resp(llc$EN_perf_resp),
.to_child_rsFromC_notFull(),
.RDY_to_child_rsFromC_notFull(),
.RDY_to_child_rsFromC_enq(llc$RDY_to_child_rsFromC_enq),
.to_child_rqFromC_notFull(),
.RDY_to_child_rqFromC_notFull(),
.RDY_to_child_rqFromC_enq(llc$RDY_to_child_rqFromC_enq),
.to_child_toC_notEmpty(),
.RDY_to_child_toC_notEmpty(),
.RDY_to_child_toC_deq(llc$RDY_to_child_toC_deq),
.to_child_toC_first(llc$to_child_toC_first),
.RDY_to_child_toC_first(llc$RDY_to_child_toC_first),
.dma_memReq_notFull(),
.RDY_dma_memReq_notFull(),
.RDY_dma_memReq_enq(llc$RDY_dma_memReq_enq),
.dma_respLd_notEmpty(),
.RDY_dma_respLd_notEmpty(),
.RDY_dma_respLd_deq(llc$RDY_dma_respLd_deq),
.dma_respLd_first(llc$dma_respLd_first),
.RDY_dma_respLd_first(llc$RDY_dma_respLd_first),
.dma_respSt_notEmpty(),
.RDY_dma_respSt_notEmpty(),
.RDY_dma_respSt_deq(llc$RDY_dma_respSt_deq),
.dma_respSt_first(llc$dma_respSt_first),
.RDY_dma_respSt_first(llc$RDY_dma_respSt_first),
.to_mem_toM_notEmpty(),
.RDY_to_mem_toM_notEmpty(),
.RDY_to_mem_toM_deq(llc$RDY_to_mem_toM_deq),
.to_mem_toM_first(llc$to_mem_toM_first),
.RDY_to_mem_toM_first(llc$RDY_to_mem_toM_first),
.to_mem_rsFromM_notFull(),
.RDY_to_mem_rsFromM_notFull(),
.RDY_to_mem_rsFromM_enq(llc$RDY_to_mem_rsFromM_enq),
.cRqStuck_get(),
.RDY_cRqStuck_get(),
.RDY_perf_setStatus(),
.RDY_perf_req(),
.perf_resp(),
.RDY_perf_resp(),
.perf_respValid(),
.RDY_perf_respValid());
// submodule llc_axi4_adapter_f_pending_reads
FIFO2 #(.width(32'd69),
.guarded(32'd1)) llc_axi4_adapter_f_pending_reads(.RST(RST_N),
.CLK(CLK),
.D_IN(llc_axi4_adapter_f_pending_reads$D_IN),
.ENQ(llc_axi4_adapter_f_pending_reads$ENQ),
.DEQ(llc_axi4_adapter_f_pending_reads$DEQ),
.CLR(llc_axi4_adapter_f_pending_reads$CLR),
.D_OUT(llc_axi4_adapter_f_pending_reads$D_OUT),
.FULL_N(llc_axi4_adapter_f_pending_reads$FULL_N),
.EMPTY_N(llc_axi4_adapter_f_pending_reads$EMPTY_N));
// submodule llc_mem_server_f_dword_in_line
FIFO2 #(.width(32'd3),
.guarded(32'd1)) llc_mem_server_f_dword_in_line(.RST(RST_N),
.CLK(CLK),
.D_IN(llc_mem_server_f_dword_in_line$D_IN),
.ENQ(llc_mem_server_f_dword_in_line$ENQ),
.DEQ(llc_mem_server_f_dword_in_line$DEQ),
.CLR(llc_mem_server_f_dword_in_line$CLR),
.D_OUT(),
.FULL_N(),
.EMPTY_N());
// submodule llc_mem_server_tlbQ
FIFO2 #(.width(32'd65), .guarded(32'd1)) llc_mem_server_tlbQ(.RST(RST_N),
.CLK(CLK),
.D_IN(llc_mem_server_tlbQ$D_IN),
.ENQ(llc_mem_server_tlbQ$ENQ),
.DEQ(llc_mem_server_tlbQ$DEQ),
.CLR(llc_mem_server_tlbQ$CLR),
.D_OUT(llc_mem_server_tlbQ$D_OUT),
.FULL_N(llc_mem_server_tlbQ$FULL_N),
.EMPTY_N(llc_mem_server_tlbQ$EMPTY_N));
// submodule mmio_axi4_adapter_f_reqs_from_core
FIFO2 #(.width(32'd215),
.guarded(32'd1)) mmio_axi4_adapter_f_reqs_from_core(.RST(RST_N),
.CLK(CLK),
.D_IN(mmio_axi4_adapter_f_reqs_from_core$D_IN),
.ENQ(mmio_axi4_adapter_f_reqs_from_core$ENQ),
.DEQ(mmio_axi4_adapter_f_reqs_from_core$DEQ),
.CLR(mmio_axi4_adapter_f_reqs_from_core$CLR),
.D_OUT(mmio_axi4_adapter_f_reqs_from_core$D_OUT),
.FULL_N(mmio_axi4_adapter_f_reqs_from_core$FULL_N),
.EMPTY_N(mmio_axi4_adapter_f_reqs_from_core$EMPTY_N));
// submodule mmio_axi4_adapter_f_rsps_to_core
FIFO2 #(.width(32'd130),
.guarded(32'd1)) mmio_axi4_adapter_f_rsps_to_core(.RST(RST_N),
.CLK(CLK),
.D_IN(mmio_axi4_adapter_f_rsps_to_core$D_IN),
.ENQ(mmio_axi4_adapter_f_rsps_to_core$ENQ),
.DEQ(mmio_axi4_adapter_f_rsps_to_core$DEQ),
.CLR(mmio_axi4_adapter_f_rsps_to_core$CLR),
.D_OUT(mmio_axi4_adapter_f_rsps_to_core$D_OUT),
.FULL_N(mmio_axi4_adapter_f_rsps_to_core$FULL_N),
.EMPTY_N(mmio_axi4_adapter_f_rsps_to_core$EMPTY_N));
// submodule mmio_axi4_adapter_master_shim_arff
FIFO2 #(.width(32'd97),
.guarded(32'd1)) mmio_axi4_adapter_master_shim_arff(.RST(RST_N),
.CLK(CLK),
.D_IN(mmio_axi4_adapter_master_shim_arff$D_IN),
.ENQ(mmio_axi4_adapter_master_shim_arff$ENQ),
.DEQ(mmio_axi4_adapter_master_shim_arff$DEQ),
.CLR(mmio_axi4_adapter_master_shim_arff$CLR),
.D_OUT(mmio_axi4_adapter_master_shim_arff$D_OUT),
.FULL_N(mmio_axi4_adapter_master_shim_arff$FULL_N),
.EMPTY_N(mmio_axi4_adapter_master_shim_arff$EMPTY_N));
// submodule mmio_axi4_adapter_master_shim_awff
FIFO2 #(.width(32'd97),
.guarded(32'd1)) mmio_axi4_adapter_master_shim_awff(.RST(RST_N),
.CLK(CLK),
.D_IN(mmio_axi4_adapter_master_shim_awff$D_IN),
.ENQ(mmio_axi4_adapter_master_shim_awff$ENQ),
.DEQ(mmio_axi4_adapter_master_shim_awff$DEQ),
.CLR(mmio_axi4_adapter_master_shim_awff$CLR),
.D_OUT(mmio_axi4_adapter_master_shim_awff$D_OUT),
.FULL_N(mmio_axi4_adapter_master_shim_awff$FULL_N),
.EMPTY_N(mmio_axi4_adapter_master_shim_awff$EMPTY_N));
// submodule mmio_axi4_adapter_master_shim_bff
FIFO2 #(.width(32'd6),
.guarded(32'd1)) mmio_axi4_adapter_master_shim_bff(.RST(RST_N),
.CLK(CLK),
.D_IN(mmio_axi4_adapter_master_shim_bff$D_IN),
.ENQ(mmio_axi4_adapter_master_shim_bff$ENQ),
.DEQ(mmio_axi4_adapter_master_shim_bff$DEQ),
.CLR(mmio_axi4_adapter_master_shim_bff$CLR),
.D_OUT(mmio_axi4_adapter_master_shim_bff$D_OUT),
.FULL_N(mmio_axi4_adapter_master_shim_bff$FULL_N),
.EMPTY_N(mmio_axi4_adapter_master_shim_bff$EMPTY_N));
// submodule mmio_axi4_adapter_master_shim_rff
FIFO2 #(.width(32'd72),
.guarded(32'd1)) mmio_axi4_adapter_master_shim_rff(.RST(RST_N),
.CLK(CLK),
.D_IN(mmio_axi4_adapter_master_shim_rff$D_IN),
.ENQ(mmio_axi4_adapter_master_shim_rff$ENQ),
.DEQ(mmio_axi4_adapter_master_shim_rff$DEQ),
.CLR(mmio_axi4_adapter_master_shim_rff$CLR),
.D_OUT(mmio_axi4_adapter_master_shim_rff$D_OUT),
.FULL_N(mmio_axi4_adapter_master_shim_rff$FULL_N),
.EMPTY_N(mmio_axi4_adapter_master_shim_rff$EMPTY_N));
// submodule mmio_axi4_adapter_master_shim_wff
FIFO2 #(.width(32'd74),
.guarded(32'd1)) mmio_axi4_adapter_master_shim_wff(.RST(RST_N),
.CLK(CLK),
.D_IN(mmio_axi4_adapter_master_shim_wff$D_IN),
.ENQ(mmio_axi4_adapter_master_shim_wff$ENQ),
.DEQ(mmio_axi4_adapter_master_shim_wff$DEQ),
.CLR(mmio_axi4_adapter_master_shim_wff$CLR),
.D_OUT(mmio_axi4_adapter_master_shim_wff$D_OUT),
.FULL_N(mmio_axi4_adapter_master_shim_wff$FULL_N),
.EMPTY_N(mmio_axi4_adapter_master_shim_wff$EMPTY_N));
// submodule mmio_axi4_adapter_soc_map
mkSoC_Map mmio_axi4_adapter_soc_map(.CLK(CLK),
.RST_N(RST_N),
.m_is_IO_addr_addr(mmio_axi4_adapter_soc_map$m_is_IO_addr_addr),
.m_is_IO_addr_imem_not_dmem(mmio_axi4_adapter_soc_map$m_is_IO_addr_imem_not_dmem),
.m_is_mem_addr_addr(mmio_axi4_adapter_soc_map$m_is_mem_addr_addr),
.m_is_near_mem_IO_addr_addr(mmio_axi4_adapter_soc_map$m_is_near_mem_IO_addr_addr),
.m_plic_addr_range(),
.m_near_mem_io_addr_range(),
.m_flash_mem_addr_range(),
.m_ethernet_0_addr_range(),
.m_dma_0_addr_range(),
.m_uart16550_0_addr_range(),
.m_gpio_0_addr_range(),
.m_boot_rom_addr_range(),
.m_ddr4_0_uncached_addr_range(),
.m_ddr4_0_cached_addr_range(),
.m_mem0_controller_addr_range(),
.m_is_mem_addr(),
.m_is_IO_addr(mmio_axi4_adapter_soc_map$m_is_IO_addr),
.m_is_near_mem_IO_addr(),
.m_pc_reset_value(),
.m_mtvec_reset_value(),
.m_nmivec_reset_value());
// rule RL_srcPropose
assign CAN_FIRE_RL_srcPropose =
core_0$RDY_dCacheToParent_rqToP_first &&
core_0$RDY_dCacheToParent_rqToP_deq &&
!propDstIdx_0_rl ;
assign WILL_FIRE_RL_srcPropose = CAN_FIRE_RL_srcPropose ;
// rule RL_srcPropose_1
assign CAN_FIRE_RL_srcPropose_1 =
core_0$RDY_iCacheToParent_rqToP_first &&
core_0$RDY_iCacheToParent_rqToP_deq &&
!propDstIdx_1_rl ;
assign WILL_FIRE_RL_srcPropose_1 = CAN_FIRE_RL_srcPropose_1 ;
// rule RL_dstSelectSrc
assign CAN_FIRE_RL_dstSelectSrc = 1'd1 ;
assign WILL_FIRE_RL_dstSelectSrc = 1'd1 ;
// rule RL_doEnq
assign CAN_FIRE_RL_doEnq =
llc$RDY_to_child_rqFromC_enq &&
IF_enqDst_0_lat_0_whas__451_THEN_enqDst_0_lat__ETC___d1456 ;
assign WILL_FIRE_RL_doEnq = CAN_FIRE_RL_doEnq ;
// rule RL_srcPropose_2
assign CAN_FIRE_RL_srcPropose_2 =
core_0$RDY_dCacheToParent_rsToP_first &&
core_0$RDY_dCacheToParent_rsToP_deq &&
!propDstIdx_1_0_rl ;
assign WILL_FIRE_RL_srcPropose_2 = CAN_FIRE_RL_srcPropose_2 ;
// rule RL_srcPropose_3
assign CAN_FIRE_RL_srcPropose_3 =
core_0$RDY_iCacheToParent_rsToP_first &&
core_0$RDY_iCacheToParent_rsToP_deq &&
!propDstIdx_1_1_rl ;
assign WILL_FIRE_RL_srcPropose_3 = CAN_FIRE_RL_srcPropose_3 ;
// rule RL_dstSelectSrc_1
assign CAN_FIRE_RL_dstSelectSrc_1 = 1'd1 ;
assign WILL_FIRE_RL_dstSelectSrc_1 = 1'd1 ;
// rule RL_doEnq_1
assign CAN_FIRE_RL_doEnq_1 =
llc$RDY_to_child_rsFromC_enq &&
IF_enqDst_1_0_lat_0_whas__650_THEN_enqDst_1_0__ETC___d1655 ;
assign WILL_FIRE_RL_doEnq_1 = CAN_FIRE_RL_doEnq_1 ;
// rule RL_sendPRq
assign CAN_FIRE_RL_sendPRq =
llc$RDY_to_child_toC_first && llc$RDY_to_child_toC_deq &&
core_0$RDY_dCacheToParent_fromP_enq &&
!llc$to_child_toC_first[587] &&
!llc$to_child_toC_first[0] ;
assign WILL_FIRE_RL_sendPRq = CAN_FIRE_RL_sendPRq ;
// rule RL_sendPRs
assign CAN_FIRE_RL_sendPRs =
llc$RDY_to_child_toC_first && llc$RDY_to_child_toC_deq &&
core_0$RDY_dCacheToParent_fromP_enq &&
llc$to_child_toC_first[587] &&
!llc$to_child_toC_first[520] ;
assign WILL_FIRE_RL_sendPRs = CAN_FIRE_RL_sendPRs ;
// rule RL_sendPRq_1
assign CAN_FIRE_RL_sendPRq_1 =
llc$RDY_to_child_toC_first && llc$RDY_to_child_toC_deq &&
core_0$RDY_iCacheToParent_fromP_enq &&
!llc$to_child_toC_first[587] &&
llc$to_child_toC_first[0] ;
assign WILL_FIRE_RL_sendPRq_1 = CAN_FIRE_RL_sendPRq_1 ;
// rule RL_sendPRs_1
assign CAN_FIRE_RL_sendPRs_1 =
llc$RDY_to_child_toC_first && llc$RDY_to_child_toC_deq &&
core_0$RDY_iCacheToParent_fromP_enq &&
llc$to_child_toC_first[587] &&
llc$to_child_toC_first[520] ;
assign WILL_FIRE_RL_sendPRs_1 = CAN_FIRE_RL_sendPRs_1 ;
// rule RL_broadcastStats
assign CAN_FIRE_RL_broadcastStats = core_0$RDY_sendDoStats ;
assign WILL_FIRE_RL_broadcastStats = core_0$RDY_sendDoStats ;
// rule RL_rl_dummy1
assign CAN_FIRE_RL_rl_dummy1 = core_0$RDY_deadlock_dCacheCRqStuck_get ;
assign WILL_FIRE_RL_rl_dummy1 = core_0$RDY_deadlock_dCacheCRqStuck_get ;
// rule RL_rl_dummy2
assign CAN_FIRE_RL_rl_dummy2 = core_0$RDY_deadlock_dCachePRqStuck_get ;
assign WILL_FIRE_RL_rl_dummy2 = core_0$RDY_deadlock_dCachePRqStuck_get ;
// rule RL_rl_dummy3
assign CAN_FIRE_RL_rl_dummy3 = core_0$RDY_deadlock_iCacheCRqStuck_get ;
assign WILL_FIRE_RL_rl_dummy3 = core_0$RDY_deadlock_iCacheCRqStuck_get ;
// rule RL_rl_dummy4
assign CAN_FIRE_RL_rl_dummy4 = core_0$RDY_deadlock_iCachePRqStuck_get ;
assign WILL_FIRE_RL_rl_dummy4 = core_0$RDY_deadlock_iCachePRqStuck_get ;
// rule RL_rl_dummy5
assign CAN_FIRE_RL_rl_dummy5 = core_0$RDY_deadlock_renameInstStuck_get ;
assign WILL_FIRE_RL_rl_dummy5 = core_0$RDY_deadlock_renameInstStuck_get ;
// rule RL_rl_dummy6
assign CAN_FIRE_RL_rl_dummy6 =
core_0$RDY_deadlock_renameCorrectPathStuck_get ;
assign WILL_FIRE_RL_rl_dummy6 =
core_0$RDY_deadlock_renameCorrectPathStuck_get ;
// rule RL_rl_dummy7
assign CAN_FIRE_RL_rl_dummy7 = core_0$RDY_deadlock_commitInstStuck_get ;
assign WILL_FIRE_RL_rl_dummy7 = core_0$RDY_deadlock_commitInstStuck_get ;
// rule RL_rl_dummy8
assign CAN_FIRE_RL_rl_dummy8 = core_0$RDY_deadlock_commitUserInstStuck_get ;
assign WILL_FIRE_RL_rl_dummy8 =
core_0$RDY_deadlock_commitUserInstStuck_get ;
// rule RL_rl_dummy9
assign CAN_FIRE_RL_rl_dummy9 = core_0$RDY_deadlock_checkStarted_get ;
assign WILL_FIRE_RL_rl_dummy9 = core_0$RDY_deadlock_checkStarted_get ;
// rule RL_rl_dummy20
assign CAN_FIRE_RL_rl_dummy20 = core_0$RDY_renameDebug_renameErr_get ;
assign WILL_FIRE_RL_rl_dummy20 = core_0$RDY_renameDebug_renameErr_get ;
// rule RL_rl_terminate
assign CAN_FIRE_RL_rl_terminate = core_0$RDY_coreIndInv_terminate ;
assign WILL_FIRE_RL_rl_terminate = core_0$RDY_coreIndInv_terminate ;
// rule RL_rl_tohost
assign CAN_FIRE_RL_rl_tohost = !mmioPlatform_toHostQ_empty ;
assign WILL_FIRE_RL_rl_tohost = CAN_FIRE_RL_rl_tohost ;
// rule RL_mmio_axi4_adapter_rl_handle_read_rsps
assign CAN_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps =
mmio_axi4_adapter_master_shim_rff$EMPTY_N &&
(!mmio_axi4_adapter_master_shim_rff$D_OUT[1] ||
mmio_axi4_adapter_f_rsps_to_core$FULL_N) ;
assign WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps =
CAN_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps ;
// rule RL_mmio_axi4_adapter_rl_handle_write_req
assign CAN_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req =
mmio_axi4_adapter_f_reqs_from_core$EMPTY_N &&
IF_mmio_axi4_adapter_soc_map_m_is_IO_addr_mmio_ETC___d210 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[150:149] == 2'd2 ;
assign WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req =
CAN_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps ;
// rule RL_mmio_axi4_adapter_rl_handle_read_req
assign CAN_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req =
mmio_axi4_adapter_f_reqs_from_core_i_notEmpty__ETC___d8 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[150:149] == 2'd1 &&
b__h2182 == 4'd0 ;
assign WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req =
CAN_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps ;
// rule RL_mmio_axi4_adapter_rl_discard_write_rsp
assign CAN_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp =
b__h2182 != 4'd0 && mmio_axi4_adapter_f_rsps_to_core$FULL_N &&
mmio_axi4_adapter_master_shim_bff$EMPTY_N ;
assign WILL_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp =
CAN_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp &&
!WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps ;
// rule RL_mmio_axi4_adapter_rl_handle_non_Ld_St
assign CAN_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St =
mmio_axi4_adapter_f_reqs_from_core$EMPTY_N &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[150:149] != 2'd1 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[150:149] != 2'd2 ;
assign WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St =
CAN_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St ;
// rule RL_mmioPlatform_propagateTime
assign CAN_FIRE_RL_mmioPlatform_propagateTime = mmioPlatform_state != 2'd0 ;
assign WILL_FIRE_RL_mmioPlatform_propagateTime =
CAN_FIRE_RL_mmioPlatform_propagateTime ;
// rule RL_mmioPlatform_incCycle
assign CAN_FIRE_RL_mmioPlatform_incCycle =
mmioPlatform_state != 2'd0 &&
mmioPlatform_cycle_92_ULT_99___d493 ;
assign WILL_FIRE_RL_mmioPlatform_incCycle =
CAN_FIRE_RL_mmioPlatform_incCycle ;
// rule RL_mmioPlatform_incTime
assign CAN_FIRE_RL_mmioPlatform_incTime =
mmioPlatform_state == 2'd1 &&
!mmioPlatform_cycle_92_ULT_99___d493 ;
assign WILL_FIRE_RL_mmioPlatform_incTime =
CAN_FIRE_RL_mmioPlatform_incTime ;
// rule RL_mmioPlatform_selectReq
assign CAN_FIRE_RL_mmioPlatform_selectReq =
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502 ||
core_0$RDY_mmioToPlatform_pRq_enq) &&
NOT_mmioPlatform_mtip_0_00_07_AND_mmioPlatform_ETC___d515 &&
mmioPlatform_state == 2'd1 ;
assign WILL_FIRE_RL_mmioPlatform_selectReq =
CAN_FIRE_RL_mmioPlatform_selectReq &&
!WILL_FIRE_RL_mmioPlatform_incTime ;
// rule RL_mmioPlatform_waitTimerInterruptDone
assign CAN_FIRE_RL_mmioPlatform_waitTimerInterruptDone =
(!mmioPlatform_waitMTIPCRs ||
core_0$RDY_mmioToPlatform_cRs_deq) &&
mmioPlatform_state == 2'd3 &&
mmioPlatform_curReq[66:64] == 3'd1 ;
assign WILL_FIRE_RL_mmioPlatform_waitTimerInterruptDone =
CAN_FIRE_RL_mmioPlatform_waitTimerInterruptDone ;
// rule RL_mmioPlatform_processMSIP
assign CAN_FIRE_RL_mmioPlatform_processMSIP =
IF_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_0_ETC___d821 &&
mmioPlatform_curReq[66:64] == 3'd2 &&
mmioPlatform_state == 2'd2 ;
assign WILL_FIRE_RL_mmioPlatform_processMSIP =
CAN_FIRE_RL_mmioPlatform_processMSIP ;
// rule RL_mmioPlatform_waitMSIPDone
assign CAN_FIRE_RL_mmioPlatform_waitMSIPDone =
core_0$RDY_mmioToPlatform_pRs_enq &&
IF_mmioPlatform_waitLowerMSIPCRs_77_THEN_core__ETC___d885 &&
mmioPlatform_curReq[66:64] == 3'd2 &&
mmioPlatform_state == 2'd3 ;
assign WILL_FIRE_RL_mmioPlatform_waitMSIPDone =
CAN_FIRE_RL_mmioPlatform_waitMSIPDone ;
// rule RL_mmioPlatform_processMTimeCmp
assign CAN_FIRE_RL_mmioPlatform_processMTimeCmp =
CASE_mmioPlatform_reqFunc_BITS_5_TO_4_0_core_0_ETC__q9 &&
mmioPlatform_curReq[66:64] == 3'd3 &&
mmioPlatform_state == 2'd2 ;
assign WILL_FIRE_RL_mmioPlatform_processMTimeCmp =
CAN_FIRE_RL_mmioPlatform_processMTimeCmp ;
// rule RL_mmioPlatform_waitMTimeCmpDone
assign CAN_FIRE_RL_mmioPlatform_waitMTimeCmpDone =
core_0$RDY_mmioToPlatform_cRs_deq &&
core_0$RDY_mmioToPlatform_pRs_enq &&
mmioPlatform_curReq[66:64] == 3'd3 &&
mmioPlatform_state == 2'd3 ;
assign WILL_FIRE_RL_mmioPlatform_waitMTimeCmpDone =
CAN_FIRE_RL_mmioPlatform_waitMTimeCmpDone ;
// rule RL_mmioPlatform_processMTime
assign CAN_FIRE_RL_mmioPlatform_processMTime =
CASE_mmioPlatform_reqFunc_BITS_5_TO_4_0_core_0_ETC__q10 &&
mmioPlatform_state == 2'd2 &&
mmioPlatform_curReq[66:64] == 3'd4 ;
assign WILL_FIRE_RL_mmioPlatform_processMTime =
CAN_FIRE_RL_mmioPlatform_processMTime ;
// rule RL_mmioPlatform_waitMTimeDone
assign CAN_FIRE_RL_mmioPlatform_waitMTimeDone =
core_0$RDY_mmioToPlatform_pRs_enq &&
(!mmioPlatform_waitMTIPCRs ||
core_0$RDY_mmioToPlatform_cRs_deq) &&
mmioPlatform_state == 2'd3 &&
mmioPlatform_curReq[66:64] == 3'd4 ;
assign WILL_FIRE_RL_mmioPlatform_waitMTimeDone =
CAN_FIRE_RL_mmioPlatform_waitMTimeDone ;
// rule RL_mmioPlatform_processToHost
assign CAN_FIRE_RL_mmioPlatform_processToHost =
core_0$RDY_mmioToPlatform_pRs_enq &&
(mmioPlatform_reqFunc[5:4] != 2'd2 ||
!mmioPlatform_toHostQ_empty ||
x__h73774 == 64'd0 ||
!mmioPlatform_toHostQ_full) &&
mmioPlatform_state == 2'd2 &&
mmioPlatform_curReq[66:64] == 3'd5 ;
assign WILL_FIRE_RL_mmioPlatform_processToHost =
CAN_FIRE_RL_mmioPlatform_processToHost ;
// rule RL_mmioPlatform_processFromHost
assign CAN_FIRE_RL_mmioPlatform_processFromHost =
core_0$RDY_mmioToPlatform_pRs_enq &&
mmioPlatform_state == 2'd2 &&
mmioPlatform_curReq[66:64] == 3'd6 ;
assign WILL_FIRE_RL_mmioPlatform_processFromHost =
CAN_FIRE_RL_mmioPlatform_processFromHost ;
// rule RL_mmioPlatform_rl_mmio_to_fabric_req
assign CAN_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req =
mmio_axi4_adapter_f_reqs_from_core$FULL_N &&
NOT_mmioPlatform_curReq_99_BITS_66_TO_64_00_EQ_ETC___d1203 ;
assign WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req =
CAN_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req ;
// rule RL_mmioPlatform_rl_mmio_from_fabric_rsp
assign CAN_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_rsp =
core_0$RDY_mmioToPlatform_pRs_enq &&
mmio_axi4_adapter_f_rsps_to_core$EMPTY_N &&
NOT_mmioPlatform_curReq_99_BITS_66_TO_64_00_EQ_ETC___d1298 ;
assign WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_rsp =
CAN_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_rsp ;
// rule RL_mmioPlatform_rl_mmio_to_fabric_amo_req
assign CAN_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req =
mmio_axi4_adapter_f_reqs_from_core$FULL_N &&
NOT_mmioPlatform_curReq_99_BITS_66_TO_64_00_EQ_ETC___d1309 ;
assign WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req =
CAN_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req ;
// rule RL_mmioPlatform_rl_mmio_from_fabric_amo_rsp
assign CAN_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_amo_rsp =
mmio_axi4_adapter_f_rsps_to_core$EMPTY_N &&
mmioPlatform_amoWaitWriteResp_313_OR_core_0_RD_ETC___d1316 &&
NOT_mmioPlatform_curReq_99_BITS_66_TO_64_00_EQ_ETC___d1319 ;
assign WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_amo_rsp =
CAN_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_amo_rsp ;
// rule RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req
assign CAN_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req =
mmio_axi4_adapter_f_reqs_from_core$FULL_N &&
NOT_mmioPlatform_curReq_99_BITS_66_TO_64_00_EQ_ETC___d1367 ;
assign WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req =
CAN_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req ;
// rule RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp
assign CAN_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp =
mmio_axi4_adapter_f_rsps_to_core$EMPTY_N &&
IF_mmio_axi4_adapter_f_rsps_to_core_first__300_ETC___d1376 &&
NOT_mmioPlatform_curReq_99_BITS_66_TO_64_00_EQ_ETC___d1379 ;
assign WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp =
CAN_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp ;
// rule RL_mmioPlatform_toHostQ_canonicalize
assign CAN_FIRE_RL_mmioPlatform_toHostQ_canonicalize = 1'd1 ;
assign WILL_FIRE_RL_mmioPlatform_toHostQ_canonicalize = 1'd1 ;
// rule RL_mmioPlatform_toHostQ_enqReq_canon
assign CAN_FIRE_RL_mmioPlatform_toHostQ_enqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_mmioPlatform_toHostQ_enqReq_canon = 1'd1 ;
// rule RL_mmioPlatform_toHostQ_deqReq_canon
assign CAN_FIRE_RL_mmioPlatform_toHostQ_deqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_mmioPlatform_toHostQ_deqReq_canon = 1'd1 ;
// rule RL_mmioPlatform_toHostQ_clearReq_canon
assign CAN_FIRE_RL_mmioPlatform_toHostQ_clearReq_canon = 1'd1 ;
assign WILL_FIRE_RL_mmioPlatform_toHostQ_clearReq_canon = 1'd1 ;
// rule RL_mmioPlatform_fromHostQ_canonicalize
assign CAN_FIRE_RL_mmioPlatform_fromHostQ_canonicalize = 1'd1 ;
assign WILL_FIRE_RL_mmioPlatform_fromHostQ_canonicalize = 1'd1 ;
// rule RL_mmioPlatform_fromHostQ_enqReq_canon
assign CAN_FIRE_RL_mmioPlatform_fromHostQ_enqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_mmioPlatform_fromHostQ_enqReq_canon = 1'd1 ;
// rule RL_mmioPlatform_fromHostQ_deqReq_canon
assign CAN_FIRE_RL_mmioPlatform_fromHostQ_deqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_mmioPlatform_fromHostQ_deqReq_canon = 1'd1 ;
// rule RL_mmioPlatform_fromHostQ_clearReq_canon
assign CAN_FIRE_RL_mmioPlatform_fromHostQ_clearReq_canon = 1'd1 ;
assign WILL_FIRE_RL_mmioPlatform_fromHostQ_clearReq_canon = 1'd1 ;
// rule RL_propDstIdx_0_canon
assign CAN_FIRE_RL_propDstIdx_0_canon = 1'd1 ;
assign WILL_FIRE_RL_propDstIdx_0_canon = 1'd1 ;
// rule RL_propDstIdx_1_canon
assign CAN_FIRE_RL_propDstIdx_1_canon = 1'd1 ;
assign WILL_FIRE_RL_propDstIdx_1_canon = 1'd1 ;
// rule RL_propDstData_0_canon
assign CAN_FIRE_RL_propDstData_0_canon = 1'd1 ;
assign WILL_FIRE_RL_propDstData_0_canon = 1'd1 ;
// rule RL_propDstData_1_canon
assign CAN_FIRE_RL_propDstData_1_canon = 1'd1 ;
assign WILL_FIRE_RL_propDstData_1_canon = 1'd1 ;
// rule RL_enqDst_0_canon
assign CAN_FIRE_RL_enqDst_0_canon = 1'd1 ;
assign WILL_FIRE_RL_enqDst_0_canon = 1'd1 ;
// rule RL_propDstIdx_1_0_canon
assign CAN_FIRE_RL_propDstIdx_1_0_canon = 1'd1 ;
assign WILL_FIRE_RL_propDstIdx_1_0_canon = 1'd1 ;
// rule RL_propDstIdx_1_1_canon
assign CAN_FIRE_RL_propDstIdx_1_1_canon = 1'd1 ;
assign WILL_FIRE_RL_propDstIdx_1_1_canon = 1'd1 ;
// rule RL_propDstData_1_0_canon
assign CAN_FIRE_RL_propDstData_1_0_canon = 1'd1 ;
assign WILL_FIRE_RL_propDstData_1_0_canon = 1'd1 ;
// rule RL_propDstData_1_1_canon
assign CAN_FIRE_RL_propDstData_1_1_canon = 1'd1 ;
assign WILL_FIRE_RL_propDstData_1_1_canon = 1'd1 ;
// rule RL_enqDst_1_0_canon
assign CAN_FIRE_RL_enqDst_1_0_canon = 1'd1 ;
assign WILL_FIRE_RL_enqDst_1_0_canon = 1'd1 ;
// rule RL_llc_mem_server_rl_cacheline_cache_writeback_dirty_delay
assign CAN_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_dirty_delay =
llc_mem_server_rg_cacheline_cache_state == 3'd4 &&
llc_mem_server_rg_cacheline_cache_dirty_delay != 10'd0 ;
assign WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_dirty_delay =
CAN_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_dirty_delay ;
// rule RL_llc_mem_server_rl_cacheline_cache_writeback_finish
assign CAN_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_finish =
llc$RDY_dma_respSt_first && llc$RDY_dma_respSt_deq &&
!llc$dma_respSt_first[4] &&
llc_mem_server_rg_cacheline_cache_state == 3'd1 ;
assign WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_finish =
CAN_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_finish ;
// rule RL_llc_mem_server_rl_cacheline_cache_reload_finish
assign CAN_FIRE_RL_llc_mem_server_rl_cacheline_cache_reload_finish =
llc$RDY_dma_respLd_first && llc$RDY_dma_respLd_deq &&
!llc$dma_respLd_first[4] &&
llc_mem_server_rg_cacheline_cache_state == 3'd2 ;
assign WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_reload_finish =
CAN_FIRE_RL_llc_mem_server_rl_cacheline_cache_reload_finish ;
// rule RL_llc_mem_server_srcPropose
assign CAN_FIRE_RL_llc_mem_server_srcPropose =
core_0$RDY_tlbToMem_memReq_first &&
core_0$RDY_tlbToMem_memReq_deq &&
!llc_mem_server_propDstIdx_0_rl ;
assign WILL_FIRE_RL_llc_mem_server_srcPropose =
CAN_FIRE_RL_llc_mem_server_srcPropose ;
// rule RL_llc_mem_server_dstSelectSrc
assign CAN_FIRE_RL_llc_mem_server_dstSelectSrc = 1'd1 ;
assign WILL_FIRE_RL_llc_mem_server_dstSelectSrc = 1'd1 ;
// rule RL_llc_mem_server_doEnq
assign CAN_FIRE_RL_llc_mem_server_doEnq =
llc_mem_server_tlbQ$FULL_N &&
IF_llc_mem_server_enqDst_0_lat_0_whas__130_THE_ETC___d2135 ;
assign WILL_FIRE_RL_llc_mem_server_doEnq =
CAN_FIRE_RL_llc_mem_server_doEnq ;
// rule RL_llc_mem_server_sendLdRespToTlb
assign CAN_FIRE_RL_llc_mem_server_sendLdRespToTlb =
llc$RDY_dma_respLd_first && llc$RDY_dma_respLd_deq &&
core_0$RDY_tlbToMem_respLd_enq &&
llc$dma_respLd_first[4] ;
assign WILL_FIRE_RL_llc_mem_server_sendLdRespToTlb =
CAN_FIRE_RL_llc_mem_server_sendLdRespToTlb ;
// rule RL_llc_mem_server_sendStRespToTlb
assign CAN_FIRE_RL_llc_mem_server_sendStRespToTlb =
llc$RDY_dma_respSt_first && llc$RDY_dma_respSt_deq &&
llc$dma_respSt_first[4] ;
assign WILL_FIRE_RL_llc_mem_server_sendStRespToTlb =
CAN_FIRE_RL_llc_mem_server_sendStRespToTlb ;
// rule RL_llc_mem_server_axi4_slave_xactor_slvSynth_awSynth_snk_warnDoPut
assign CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_awSynth_snk_warnDoPut =
llc_mem_server_axi4_slave_xactor_slvSynth_awSynth_snk_putWire$whas &&
llc_mem_server_axi4_slave_xactor_shim_awff_rv[98] ;
assign WILL_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_awSynth_snk_warnDoPut =
CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_awSynth_snk_warnDoPut ;
// rule RL_llc_mem_server_axi4_slave_xactor_slvSynth_awSynth_snk_doPut
assign CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_awSynth_snk_doPut =
!llc_mem_server_axi4_slave_xactor_shim_awff_rv[98] &&
llc_mem_server_axi4_slave_xactor_slvSynth_awSynth_snk_putWire$whas ;
assign WILL_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_awSynth_snk_doPut =
CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_awSynth_snk_doPut ;
// rule RL_llc_mem_server_axi4_slave_xactor_slvSynth_wSynth_snk_warnDoPut
assign CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_wSynth_snk_warnDoPut =
llc_mem_server_axi4_slave_xactor_slvSynth_wSynth_snk_putWire$whas &&
llc_mem_server_axi4_slave_xactor_shim_wff_rv[74] ;
assign WILL_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_wSynth_snk_warnDoPut =
CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_wSynth_snk_warnDoPut ;
// rule RL_llc_mem_server_axi4_slave_xactor_slvSynth_wSynth_snk_doPut
assign CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_wSynth_snk_doPut =
!llc_mem_server_axi4_slave_xactor_shim_wff_rv[74] &&
llc_mem_server_axi4_slave_xactor_slvSynth_wSynth_snk_putWire$whas ;
assign WILL_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_wSynth_snk_doPut =
CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_wSynth_snk_doPut ;
// rule RL_llc_mem_server_axi4_slave_xactor_slvSynth_arSynth_snk_warnDoPut
assign CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_arSynth_snk_warnDoPut =
llc_mem_server_axi4_slave_xactor_slvSynth_arSynth_snk_putWire$whas &&
llc_mem_server_axi4_slave_xactor_shim_arff_rv[98] ;
assign WILL_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_arSynth_snk_warnDoPut =
CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_arSynth_snk_warnDoPut ;
// rule RL_llc_mem_server_axi4_slave_xactor_slvSynth_arSynth_snk_doPut
assign CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_arSynth_snk_doPut =
!llc_mem_server_axi4_slave_xactor_shim_arff_rv[98] &&
llc_mem_server_axi4_slave_xactor_slvSynth_arSynth_snk_putWire$whas ;
assign WILL_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_arSynth_snk_doPut =
CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_arSynth_snk_doPut ;
// rule RL_llc_mem_server_rl_handle_MemLoader_ld_req
assign CAN_FIRE_RL_llc_mem_server_rl_handle_MemLoader_ld_req =
!llc_mem_server_axi4_slave_xactor_clearing &&
llc_mem_server_axi4_slave_xactor_shim_arff_rv$port1__read[98] &&
!llc_mem_server_axi4_slave_xactor_shim_rff_rv[73] &&
(llc_mem_server_rg_cacheline_cache_state == 3'd3 ||
llc_mem_server_rg_cacheline_cache_state == 3'd4) &&
llc_mem_server_axi4_slave_xactor_shim_arff_rv__ETC___d2054 ;
assign WILL_FIRE_RL_llc_mem_server_rl_handle_MemLoader_ld_req =
CAN_FIRE_RL_llc_mem_server_rl_handle_MemLoader_ld_req ;
// rule RL_llc_mem_server_rl_handle_MemLoader_st_req
assign CAN_FIRE_RL_llc_mem_server_rl_handle_MemLoader_st_req =
!llc_mem_server_axi4_slave_xactor_clearing &&
llc_mem_server_axi4_slave_xactor_shim_awff_rv$port1__read[98] &&
llc_mem_server_axi4_slave_xactor_shim_wff_rv$port1__read[74] &&
!llc_mem_server_axi4_slave_xactor_shim_bff_rv[7] &&
(llc_mem_server_rg_cacheline_cache_state == 3'd3 ||
llc_mem_server_rg_cacheline_cache_state == 3'd4) &&
llc_mem_server_axi4_slave_xactor_shim_awff_rv__ETC___d1953 ;
assign WILL_FIRE_RL_llc_mem_server_rl_handle_MemLoader_st_req =
CAN_FIRE_RL_llc_mem_server_rl_handle_MemLoader_st_req &&
!WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_dirty_aged ;
// rule RL_llc_mem_server_rl_cacheline_cache_writeback_dirty_aged
assign CAN_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_dirty_aged =
llc$RDY_dma_memReq_enq &&
llc_mem_server_rg_cacheline_cache_state == 3'd4 &&
llc_mem_server_rg_cacheline_cache_dirty_delay == 10'd0 ;
assign WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_dirty_aged =
CAN_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_dirty_aged ;
// rule RL_llc_mem_server_rl_cacheline_cache_writeback_st_miss
assign CAN_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_st_miss =
llc$RDY_dma_memReq_enq &&
!llc_mem_server_axi4_slave_xactor_clearing &&
llc_mem_server_axi4_slave_xactor_shim_awff_rv$port1__read[98] &&
llc_mem_server_rg_cacheline_cache_state == 3'd4 &&
!llc_mem_server_axi4_slave_xactor_shim_awff_rv__ETC___d1953 ;
assign WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_st_miss =
CAN_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_st_miss &&
!WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_dirty_aged ;
// rule RL_llc_mem_server_rl_cacheline_cache_writeback_ld_miss
assign CAN_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_ld_miss =
llc$RDY_dma_memReq_enq &&
!llc_mem_server_axi4_slave_xactor_clearing &&
llc_mem_server_axi4_slave_xactor_shim_arff_rv$port1__read[98] &&
llc_mem_server_rg_cacheline_cache_state == 3'd4 &&
!llc_mem_server_axi4_slave_xactor_shim_arff_rv__ETC___d2054 ;
assign WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_ld_miss =
CAN_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_ld_miss &&
!WILL_FIRE_RL_llc_mem_server_rl_handle_MemLoader_st_req &&
!WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_st_miss &&
!WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_dirty_aged ;
// rule RL_llc_mem_server_rl_cacheline_cache_reload_req_st
assign CAN_FIRE_RL_llc_mem_server_rl_cacheline_cache_reload_req_st =
!llc_mem_server_axi4_slave_xactor_clearing &&
llc_mem_server_axi4_slave_xactor_shim_awff_rv$port1__read[98] &&
llc$RDY_dma_memReq_enq &&
llc_mem_server_rg_cacheline_cache_state == 3'd3 &&
!llc_mem_server_axi4_slave_xactor_shim_awff_rv__ETC___d1953 ;
assign WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_reload_req_st =
CAN_FIRE_RL_llc_mem_server_rl_cacheline_cache_reload_req_st ;
// rule RL_llc_mem_server_rl_cacheline_cache_reload_req_ld
assign CAN_FIRE_RL_llc_mem_server_rl_cacheline_cache_reload_req_ld =
!llc_mem_server_axi4_slave_xactor_clearing &&
llc_mem_server_axi4_slave_xactor_shim_arff_rv$port1__read[98] &&
llc$RDY_dma_memReq_enq &&
llc_mem_server_rg_cacheline_cache_state == 3'd3 &&
!llc_mem_server_axi4_slave_xactor_shim_arff_rv__ETC___d2054 ;
assign WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_reload_req_ld =
CAN_FIRE_RL_llc_mem_server_rl_cacheline_cache_reload_req_ld &&
!WILL_FIRE_RL_llc_mem_server_rl_handle_MemLoader_st_req &&
!WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_reload_req_st ;
// rule RL_llc_mem_server_sendTlbReqToLLC
assign CAN_FIRE_RL_llc_mem_server_sendTlbReqToLLC =
llc$RDY_dma_memReq_enq && llc_mem_server_tlbQ$EMPTY_N ;
assign WILL_FIRE_RL_llc_mem_server_sendTlbReqToLLC =
CAN_FIRE_RL_llc_mem_server_sendTlbReqToLLC &&
!WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_reload_req_ld &&
!WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_ld_miss &&
!WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_reload_req_st &&
!WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_st_miss &&
!WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_dirty_aged ;
// rule RL_llc_mem_server_axi4_slave_xactor_slvSynth_bSynth_src_setPeek
assign CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_bSynth_src_setPeek =
llc_mem_server_axi4_slave_xactor_shim_bff_rv$port1__read[7] ;
assign WILL_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_bSynth_src_setPeek =
CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_bSynth_src_setPeek ;
// rule RL_llc_mem_server_axi4_slave_xactor_slvSynth_bSynth_src_warnDoDrop
assign CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_bSynth_src_warnDoDrop =
llc_mem_server_axi4_slave_xactor_slvSynth_bSynth_src_dropWire$whas &&
!llc_mem_server_axi4_slave_xactor_shim_bff_rv$port1__read[7] ;
assign WILL_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_bSynth_src_warnDoDrop =
CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_bSynth_src_warnDoDrop ;
// rule RL_llc_mem_server_axi4_slave_xactor_slvSynth_bSynth_src_doDrop
assign CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_bSynth_src_doDrop =
llc_mem_server_axi4_slave_xactor_shim_bff_rv$port1__read[7] &&
llc_mem_server_axi4_slave_xactor_slvSynth_bSynth_src_dropWire$whas ;
assign WILL_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_bSynth_src_doDrop =
CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_bSynth_src_doDrop ;
// rule RL_llc_mem_server_axi4_slave_xactor_slvSynth_rSynth_src_setPeek
assign CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_rSynth_src_setPeek =
llc_mem_server_axi4_slave_xactor_shim_rff_rv$port1__read[73] ;
assign WILL_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_rSynth_src_setPeek =
CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_rSynth_src_setPeek ;
// rule RL_llc_mem_server_axi4_slave_xactor_slvSynth_rSynth_src_warnDoDrop
assign CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_rSynth_src_warnDoDrop =
llc_mem_server_axi4_slave_xactor_slvSynth_rSynth_src_dropWire$whas &&
!llc_mem_server_axi4_slave_xactor_shim_rff_rv$port1__read[73] ;
assign WILL_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_rSynth_src_warnDoDrop =
CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_rSynth_src_warnDoDrop ;
// rule RL_llc_mem_server_axi4_slave_xactor_slvSynth_rSynth_src_doDrop
assign CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_rSynth_src_doDrop =
llc_mem_server_axi4_slave_xactor_shim_rff_rv$port1__read[73] &&
llc_mem_server_axi4_slave_xactor_slvSynth_rSynth_src_dropWire$whas ;
assign WILL_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_rSynth_src_doDrop =
CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_rSynth_src_doDrop ;
// rule RL_llc_mem_server_axi4_slave_xactor_do_clear
assign CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_do_clear =
llc_mem_server_axi4_slave_xactor_clearing ;
assign WILL_FIRE_RL_llc_mem_server_axi4_slave_xactor_do_clear =
llc_mem_server_axi4_slave_xactor_clearing ;
// rule RL_llc_mem_server_propDstIdx_0_canon
assign CAN_FIRE_RL_llc_mem_server_propDstIdx_0_canon = 1'd1 ;
assign WILL_FIRE_RL_llc_mem_server_propDstIdx_0_canon = 1'd1 ;
// rule RL_llc_mem_server_propDstData_0_canon
assign CAN_FIRE_RL_llc_mem_server_propDstData_0_canon = 1'd1 ;
assign WILL_FIRE_RL_llc_mem_server_propDstData_0_canon = 1'd1 ;
// rule RL_llc_mem_server_enqDst_0_canon
assign CAN_FIRE_RL_llc_mem_server_enqDst_0_canon = 1'd1 ;
assign WILL_FIRE_RL_llc_mem_server_enqDst_0_canon = 1'd1 ;
// rule RL_llc_axi4_adapter_rl_handle_write_req
assign CAN_FIRE_RL_llc_axi4_adapter_rl_handle_write_req =
!llc_axi4_adapter_master_xactor_clearing &&
llc$RDY_to_mem_toM_first &&
!llc_axi4_adapter_master_xactor_shim_wff_rv[74] &&
NOT_llc_axi4_adapter_rg_wr_req_beat_363_EQ_0_3_ETC___d2377 &&
llc$to_mem_toM_first[644] ;
assign WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req =
CAN_FIRE_RL_llc_axi4_adapter_rl_handle_write_req ;
// rule RL_llc_axi4_adapter_rl_handle_read_req
assign CAN_FIRE_RL_llc_axi4_adapter_rl_handle_read_req =
!llc_axi4_adapter_master_xactor_clearing &&
llc$RDY_to_mem_toM_first &&
llc$RDY_to_mem_toM_deq &&
!llc_axi4_adapter_master_xactor_shim_arff_rv[98] &&
llc_axi4_adapter_f_pending_reads$FULL_N &&
!llc$to_mem_toM_first[644] &&
b__h194013 == 4'd0 ;
assign WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req =
CAN_FIRE_RL_llc_axi4_adapter_rl_handle_read_req ;
// rule RL_llc_axi4_adapter_master_xactor_master_awSynth_src_setPeek
assign CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_awSynth_src_setPeek =
llc_axi4_adapter_master_xactor_shim_awff_rv$port1__read[98] ;
assign WILL_FIRE_RL_llc_axi4_adapter_master_xactor_master_awSynth_src_setPeek =
CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_awSynth_src_setPeek ;
// rule RL_llc_axi4_adapter_master_xactor_master_awSynth_src_warnDoDrop
assign CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_awSynth_src_warnDoDrop =
llc_axi4_adapter_master_xactor_master_awSynth_src_dropWire$whas &&
!llc_axi4_adapter_master_xactor_shim_awff_rv$port1__read[98] ;
assign WILL_FIRE_RL_llc_axi4_adapter_master_xactor_master_awSynth_src_warnDoDrop =
CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_awSynth_src_warnDoDrop ;
// rule RL_llc_axi4_adapter_master_xactor_master_awSynth_src_doDrop
assign CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_awSynth_src_doDrop =
llc_axi4_adapter_master_xactor_shim_awff_rv$port1__read[98] &&
llc_axi4_adapter_master_xactor_master_awSynth_src_dropWire$whas ;
assign WILL_FIRE_RL_llc_axi4_adapter_master_xactor_master_awSynth_src_doDrop =
CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_awSynth_src_doDrop ;
// rule RL_llc_axi4_adapter_master_xactor_master_wSynth_src_setPeek
assign CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_wSynth_src_setPeek =
llc_axi4_adapter_master_xactor_shim_wff_rv$port1__read[74] ;
assign WILL_FIRE_RL_llc_axi4_adapter_master_xactor_master_wSynth_src_setPeek =
CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_wSynth_src_setPeek ;
// rule RL_llc_axi4_adapter_master_xactor_master_wSynth_src_warnDoDrop
assign CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_wSynth_src_warnDoDrop =
llc_axi4_adapter_master_xactor_master_wSynth_src_dropWire$whas &&
!llc_axi4_adapter_master_xactor_shim_wff_rv$port1__read[74] ;
assign WILL_FIRE_RL_llc_axi4_adapter_master_xactor_master_wSynth_src_warnDoDrop =
CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_wSynth_src_warnDoDrop ;
// rule RL_llc_axi4_adapter_master_xactor_master_wSynth_src_doDrop
assign CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_wSynth_src_doDrop =
llc_axi4_adapter_master_xactor_shim_wff_rv$port1__read[74] &&
llc_axi4_adapter_master_xactor_master_wSynth_src_dropWire$whas ;
assign WILL_FIRE_RL_llc_axi4_adapter_master_xactor_master_wSynth_src_doDrop =
CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_wSynth_src_doDrop ;
// rule RL_llc_axi4_adapter_master_xactor_master_bSynth_snk_warnDoPut
assign CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_bSynth_snk_warnDoPut =
llc_axi4_adapter_master_xactor_master_bSynth_snk_putWire$whas &&
llc_axi4_adapter_master_xactor_shim_bff_rv[7] ;
assign WILL_FIRE_RL_llc_axi4_adapter_master_xactor_master_bSynth_snk_warnDoPut =
CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_bSynth_snk_warnDoPut ;
// rule RL_llc_axi4_adapter_master_xactor_master_bSynth_snk_doPut
assign CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_bSynth_snk_doPut =
!llc_axi4_adapter_master_xactor_shim_bff_rv[7] &&
llc_axi4_adapter_master_xactor_master_bSynth_snk_putWire$whas ;
assign WILL_FIRE_RL_llc_axi4_adapter_master_xactor_master_bSynth_snk_doPut =
CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_bSynth_snk_doPut ;
// rule RL_llc_axi4_adapter_rl_discard_write_rsp
assign CAN_FIRE_RL_llc_axi4_adapter_rl_discard_write_rsp =
!llc_axi4_adapter_master_xactor_clearing &&
llc_axi4_adapter_master_xactor_shim_bff_rv$port1__read[7] &&
b__h194013 != 4'd0 ;
assign WILL_FIRE_RL_llc_axi4_adapter_rl_discard_write_rsp =
CAN_FIRE_RL_llc_axi4_adapter_rl_discard_write_rsp ;
// rule RL_llc_axi4_adapter_master_xactor_master_arSynth_src_setPeek
assign CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_arSynth_src_setPeek =
llc_axi4_adapter_master_xactor_shim_arff_rv$port1__read[98] ;
assign WILL_FIRE_RL_llc_axi4_adapter_master_xactor_master_arSynth_src_setPeek =
CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_arSynth_src_setPeek ;
// rule RL_llc_axi4_adapter_master_xactor_master_arSynth_src_warnDoDrop
assign CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_arSynth_src_warnDoDrop =
llc_axi4_adapter_master_xactor_master_arSynth_src_dropWire$whas &&
!llc_axi4_adapter_master_xactor_shim_arff_rv$port1__read[98] ;
assign WILL_FIRE_RL_llc_axi4_adapter_master_xactor_master_arSynth_src_warnDoDrop =
CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_arSynth_src_warnDoDrop ;
// rule RL_llc_axi4_adapter_master_xactor_master_arSynth_src_doDrop
assign CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_arSynth_src_doDrop =
llc_axi4_adapter_master_xactor_shim_arff_rv$port1__read[98] &&
llc_axi4_adapter_master_xactor_master_arSynth_src_dropWire$whas ;
assign WILL_FIRE_RL_llc_axi4_adapter_master_xactor_master_arSynth_src_doDrop =
CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_arSynth_src_doDrop ;
// rule RL_llc_axi4_adapter_master_xactor_master_rSynth_snk_warnDoPut
assign CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_rSynth_snk_warnDoPut =
llc_axi4_adapter_master_xactor_master_rSynth_snk_putWire$whas &&
llc_axi4_adapter_master_xactor_shim_rff_rv[73] ;
assign WILL_FIRE_RL_llc_axi4_adapter_master_xactor_master_rSynth_snk_warnDoPut =
CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_rSynth_snk_warnDoPut ;
// rule RL_llc_axi4_adapter_master_xactor_master_rSynth_snk_doPut
assign CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_rSynth_snk_doPut =
!llc_axi4_adapter_master_xactor_shim_rff_rv[73] &&
llc_axi4_adapter_master_xactor_master_rSynth_snk_putWire$whas ;
assign WILL_FIRE_RL_llc_axi4_adapter_master_xactor_master_rSynth_snk_doPut =
CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_rSynth_snk_doPut ;
// rule RL_llc_axi4_adapter_rl_handle_read_rsps
assign CAN_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps =
!llc_axi4_adapter_master_xactor_clearing &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[73] &&
(!llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] ||
llc$RDY_to_mem_rsFromM_enq &&
llc_axi4_adapter_f_pending_reads$EMPTY_N) ;
assign WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps =
CAN_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps ;
// rule RL_llc_axi4_adapter_master_xactor_do_clear
assign CAN_FIRE_RL_llc_axi4_adapter_master_xactor_do_clear =
llc_axi4_adapter_master_xactor_clearing ;
assign WILL_FIRE_RL_llc_axi4_adapter_master_xactor_do_clear =
llc_axi4_adapter_master_xactor_clearing ;
// inputs to muxes for submodule ports
assign MUX_core_0$mmioToPlatform_pRq_enq_1__SEL_1 =
WILL_FIRE_RL_mmioPlatform_selectReq && !mmioPlatform_mtip_0 &&
mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502 ;
assign MUX_core_0$mmioToPlatform_pRq_enq_1__SEL_2 =
WILL_FIRE_RL_mmioPlatform_processMSIP &&
mmioPlatform_reqFunc[5:4] != 2'd0 &&
!mmioPlatform_reqBE[4] &&
mmioPlatform_reqBE[0] ;
assign MUX_core_0$mmioToPlatform_pRq_enq_1__SEL_3 =
WILL_FIRE_RL_mmioPlatform_processMTimeCmp &&
NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d991 ;
assign MUX_core_0$mmioToPlatform_pRq_enq_1__SEL_4 =
WILL_FIRE_RL_mmioPlatform_processMTime &&
NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d1063 ;
assign MUX_core_0$mmioToPlatform_pRs_enq_1__SEL_1 =
WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_amo_rsp &&
!mmioPlatform_amoWaitWriteResp ;
assign MUX_core_0$mmioToPlatform_pRs_enq_1__SEL_2 =
WILL_FIRE_RL_mmioPlatform_processMSIP &&
mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_0_06_ETC___d831 ;
assign MUX_core_0$mmioToPlatform_pRs_enq_1__SEL_3 =
WILL_FIRE_RL_mmioPlatform_processMTimeCmp &&
mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_0_06_ETC___d976 ;
assign MUX_core_0$mmioToPlatform_pRs_enq_1__SEL_4 =
WILL_FIRE_RL_mmioPlatform_processMTime &&
mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_0_06_ETC___d1051 ;
assign MUX_core_0$mmioToPlatform_pRs_enq_1__SEL_5 =
WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp &&
(!mmioPlatform_fetchingWay_372_ULT_mmioPlatform__ETC___d1381 ||
!mmio_axi4_adapter_f_rsps_to_core$D_OUT[129]) ;
assign MUX_core_0$mmioToPlatform_pRs_enq_1__SEL_6 =
WILL_FIRE_RL_mmioPlatform_waitMTimeDone ||
WILL_FIRE_RL_mmioPlatform_waitMTimeCmpDone ;
assign MUX_llc$dma_memReq_enq_1__SEL_1 =
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_ld_miss ||
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_st_miss ||
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_dirty_aged ;
assign MUX_llc_mem_server_rg_cacheline_cache_state$write_1__SEL_2 =
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_reload_req_ld ||
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_reload_req_st ;
assign MUX_llc_mem_server_rg_cacheline_cache_state$write_1__SEL_3 =
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_reload_finish ||
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_finish ;
assign MUX_mmioPlatform_amoResp$write_1__SEL_1 =
WILL_FIRE_RL_mmioPlatform_processMTimeCmp &&
mmioPlatform_reqFunc[5:4] != 2'd0 &&
mmioPlatform_reqFunc[5:4] != 2'd1 ;
assign MUX_mmioPlatform_amoResp$write_1__SEL_2 =
WILL_FIRE_RL_mmioPlatform_processMTime &&
mmioPlatform_reqFunc[5:4] != 2'd0 &&
mmioPlatform_reqFunc[5:4] != 2'd1 ;
assign MUX_mmioPlatform_amoWaitWriteResp$write_1__SEL_1 =
WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_amo_rsp &&
!mmioPlatform_amoWaitWriteResp &&
mmio_axi4_adapter_f_rsps_to_core$D_OUT[129] ;
assign MUX_mmioPlatform_curReq$write_1__SEL_1 =
WILL_FIRE_RL_mmioPlatform_selectReq &&
(!mmioPlatform_mtip_0 &&
mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502 ||
core_0$mmioToPlatform_cRq_notEmpty) ;
assign MUX_mmioPlatform_fetchingWay$write_1__SEL_1 =
WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty ;
assign MUX_mmioPlatform_state$write_1__SEL_2 =
WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_amo_rsp &&
(mmioPlatform_amoWaitWriteResp ||
!mmio_axi4_adapter_f_rsps_to_core$D_OUT[129]) ;
assign MUX_mmioPlatform_state$write_1__SEL_7 =
WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_rsp ||
WILL_FIRE_RL_mmioPlatform_processFromHost ||
WILL_FIRE_RL_mmioPlatform_processToHost ||
WILL_FIRE_RL_mmioPlatform_waitMTimeDone ||
WILL_FIRE_RL_mmioPlatform_waitMTimeCmpDone ||
WILL_FIRE_RL_mmioPlatform_waitMSIPDone ||
WILL_FIRE_RL_mmioPlatform_waitTimerInterruptDone ||
EN_start ;
assign MUX_mmioPlatform_state$write_1__SEL_8 =
WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req ||
WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req ||
WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req ;
assign MUX_mmio_axi4_adapter_f_rsps_to_core$enq_1__PSEL_1 =
WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req ||
WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req ;
assign MUX_mmio_axi4_adapter_f_rsps_to_core$enq_1__SEL_1 =
MUX_mmio_axi4_adapter_f_rsps_to_core$enq_1__PSEL_1 &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr ;
assign MUX_mmio_axi4_adapter_f_rsps_to_core$enq_1__SEL_2 =
WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_master_shim_rff$D_OUT[1] ;
assign MUX_core_0$dCacheToParent_fromP_enq_1__VAL_1 =
{ 1'd0, llc$to_child_toC_first[586:1] } ;
assign MUX_core_0$dCacheToParent_fromP_enq_1__VAL_2 =
{ 1'd1,
llc$to_child_toC_first[586:521],
llc$to_child_toC_first[519:0] } ;
assign MUX_core_0$mmioToPlatform_pRq_enq_1__VAL_1 =
{ 3'd6, 4'bxxxx /* unspecified value */ , 32'd1 } ;
assign MUX_core_0$mmioToPlatform_pRq_enq_1__VAL_2 =
{ 1'd0,
IF_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_0_ETC___d846,
(mmioPlatform_reqFunc[5:4] != 2'd1 &&
mmioPlatform_reqFunc[5:4] != 2'd2) ?
amo_req_data__h39134 :
x_data__h42075 } ;
assign MUX_core_0$mmioToPlatform_pRq_enq_1__VAL_3 =
{ 3'd6,
4'bxxxx /* unspecified value */ ,
(IF_NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05__ETC___d959 &&
!mmioPlatform_mtip_0) ?
32'd1 :
32'd0 } ;
assign MUX_core_0$mmioToPlatform_pRq_enq_1__VAL_4 =
{ 3'd6,
4'bxxxx /* unspecified value */ ,
(mmioPlatform_mtimecmp_0_01_ULE_IF_NOT_mmioPlat_ETC___d1031 &&
!mmioPlatform_mtip_0) ?
32'd1 :
32'd0 } ;
assign MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_1 =
mmio_axi4_adapter_f_rsps_to_core$D_OUT[129] ?
{ 2'd3, mmio_axi4_adapter_f_rsps_to_core$D_OUT[128:0] } :
{ 1'd1, mmio_axi4_adapter_f_rsps_to_core$D_OUT } ;
assign MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_2 =
(mmioPlatform_reqFunc[5:4] == 2'd0) ?
{ 1'd0,
64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
1'd0,
32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
1'd0,
32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ } :
{ 2'd2,
129'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ } ;
assign MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_3 =
(mmioPlatform_reqFunc[5:4] == 2'd0) ?
{ 1'd0,
64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
1'd0,
32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
1'd0,
32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ } :
{ 67'h60000000000000000,
IF_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_1_ETC___d984 } ;
assign MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_4 =
(mmioPlatform_reqFunc[5:4] == 2'd0) ?
{ 1'd0,
64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
1'd0,
32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
1'd0,
32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ } :
{ 3'd6,
IF_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_1_ETC___d1057,
64'd0 } ;
assign MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_5 =
{ 1'd0,
64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
mmio_axi4_adapter_f_rsps_to_core_first__300_BI_ETC___d1401 } ;
assign MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_6 =
{ 2'd3, mmioPlatform_amoResp } ;
assign MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_7 =
{ 1'd1, mmio_axi4_adapter_f_rsps_to_core$D_OUT } ;
assign MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_8 =
{ 3'd6,
mmioPlatform_waitLowerMSIPCRs ?
{ 63'd0, core_0$mmioToPlatform_cRs_first } :
{ v__h44396, 32'd0 },
64'd0 } ;
assign MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_9 =
{ mmioPlatform_reqFunc[5:4] != 2'd0,
IF_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_0_ETC___d1113 } ;
assign MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_10 =
{ mmioPlatform_reqFunc[5:4] != 2'd0,
IF_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_0_ETC___d1169 } ;
assign MUX_llc$dma_memReq_enq_1__VAL_1 =
{ llc_mem_server_rg_cacheline_cache_addr,
64'hFFFFFFFFFFFFFFFF,
llc_mem_server_rg_cacheline_cache_data,
1'd0,
4'bxxxx /* unspecified value */ } ;
assign MUX_llc$dma_memReq_enq_1__VAL_2 =
{ line_addr__h140685,
64'd0,
516'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
1'd0,
4'bxxxx /* unspecified value */ } ;
assign MUX_llc$dma_memReq_enq_1__VAL_3 =
{ line_addr__h150796,
64'd0,
516'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
1'd0,
4'bxxxx /* unspecified value */ } ;
assign MUX_llc$dma_memReq_enq_1__VAL_4 =
{ llc_mem_server_tlbQ$D_OUT[64:1],
64'd0,
516'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
1'd1,
llc_mem_server_tlbQ$D_OUT[0],
llc_mem_server_tlbQ$D_OUT[6:4] } ;
assign MUX_llc_mem_server_rg_cacheline_cache_data$write_1__VAL_1 =
{ llc_mem_server_axi4_slave_xactor_shim_awff_rv$port1__read[34:33] !=
2'd3 &&
llc_mem_server_rg_cacheline_cache_data[515],
llc_mem_server_axi4_slave_xactor_shim_awff_rv$port1__read[34:33] !=
2'd2 &&
llc_mem_server_rg_cacheline_cache_data[514],
llc_mem_server_axi4_slave_xactor_shim_awff_rv$port1__read[34:33] !=
2'd1 &&
llc_mem_server_rg_cacheline_cache_data[513],
llc_mem_server_axi4_slave_xactor_shim_awff_rv$port1__read[34:33] !=
2'd0 &&
llc_mem_server_rg_cacheline_cache_data[512],
IF_llc_mem_server_axi4_slave_xactor_shim_awff__ETC___d2036,
(llc_mem_server_axi4_slave_xactor_shim_awff_rv$port1__read[34:32] ==
3'd1) ?
data__h141252 :
llc_mem_server_rg_cacheline_cache_data[127:64],
(llc_mem_server_axi4_slave_xactor_shim_awff_rv$port1__read[34:32] ==
3'd0) ?
data__h141252 :
llc_mem_server_rg_cacheline_cache_data[63:0] } ;
assign MUX_llc_mem_server_rg_cacheline_cache_dirty_delay$write_1__VAL_2 =
llc_mem_server_rg_cacheline_cache_dirty_delay - 10'd1 ;
assign MUX_mmioPlatform_amoResp$write_1__VAL_1 =
{ 65'd0,
(mmioPlatform_reqBE[4] && mmioPlatform_reqBE[0]) ?
mmioPlatform_mtimecmp_0 :
IF_mmioPlatform_reqBE_07_BIT_4_08_THEN_SEXT_mm_ETC___d983 } ;
assign MUX_mmioPlatform_amoResp$write_1__VAL_2 =
{ 1'd0,
(mmioPlatform_reqBE[4] && mmioPlatform_reqBE[0]) ?
mmioPlatform_mtime :
IF_mmioPlatform_reqBE_07_BIT_4_08_THEN_SEXT_mm_ETC___d1056,
64'd0 } ;
assign MUX_mmioPlatform_curReq$write_1__VAL_1 =
(!mmioPlatform_mtip_0 &&
mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) ?
{ 3'd1,
64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ } :
((!core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d525 &&
core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d527) ?
{ 3'd2,
64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ } :
IF_NOT_core_0_mmioToPlatform_cRq_first__23_BIT_ETC___d548) ;
assign MUX_mmioPlatform_curReq$write_1__VAL_2 =
{ 3'd7,
(mmioPlatform_instSel == 2'd3) ?
mmioPlatform_curReq[63:0] + 64'd8 :
mmioPlatform_curReq[63:0] } ;
assign MUX_mmioPlatform_cycle$write_1__VAL_1 = mmioPlatform_cycle + 7'd1 ;
assign MUX_mmioPlatform_fetchingWay$write_1__VAL_2 =
mmioPlatform_fetchingWay + 1'd1 ;
assign MUX_mmioPlatform_instSel$write_1__VAL_2 =
mmioPlatform_instSel + 2'd1 ;
assign MUX_mmioPlatform_mtime$write_1__VAL_2 = mmioPlatform_mtime + 64'd1 ;
assign MUX_mmioPlatform_mtip_0$write_1__VAL_2 =
IF_NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05__ETC___d959 &&
!mmioPlatform_mtip_0 ;
assign MUX_mmioPlatform_state$write_1__VAL_1 =
(!mmioPlatform_mtip_0 &&
mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) ?
2'd3 :
2'd2 ;
assign MUX_mmioPlatform_state$write_1__VAL_3 =
(mmioPlatform_reqFunc[5:4] == 2'd0 || mmioPlatform_reqBE[4]) ?
2'd1 :
((mmioPlatform_reqFunc[5:4] != 2'd1 &&
mmioPlatform_reqFunc[5:4] != 2'd2) ?
(mmioPlatform_reqBE[0] ? 2'd3 : 2'd1) :
2'd3) ;
always@(mmioPlatform_reqFunc or
IF_NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05__ETC___d959 or
mmioPlatform_mtip_0)
begin
case (mmioPlatform_reqFunc[5:4])
2'd0: MUX_mmioPlatform_state$write_1__VAL_4 = 2'd1;
2'd1: MUX_mmioPlatform_state$write_1__VAL_4 = mmioPlatform_reqFunc[5:4];
default: MUX_mmioPlatform_state$write_1__VAL_4 =
(IF_NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05__ETC___d959 &&
!mmioPlatform_mtip_0 ||
!IF_NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05__ETC___d959 &&
mmioPlatform_mtip_0) ?
2'd3 :
2'd1;
endcase
end
always@(mmioPlatform_reqFunc or
mmioPlatform_mtimecmp_0_01_ULE_IF_NOT_mmioPlat_ETC___d1031 or
mmioPlatform_mtip_0)
begin
case (mmioPlatform_reqFunc[5:4])
2'd0: MUX_mmioPlatform_state$write_1__VAL_5 = 2'd1;
2'd1: MUX_mmioPlatform_state$write_1__VAL_5 = mmioPlatform_reqFunc[5:4];
default: MUX_mmioPlatform_state$write_1__VAL_5 =
(mmioPlatform_mtimecmp_0_01_ULE_IF_NOT_mmioPlat_ETC___d1031 &&
!mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_IF_NOT_mmioPlat_ETC___d1031 &&
mmioPlatform_mtip_0) ?
2'd3 :
2'd1;
endcase
end
assign MUX_mmioPlatform_state$write_1__VAL_6 =
mmio_axi4_adapter_f_rsps_to_core$D_OUT[129] ?
(mmioPlatform_fetchingWay_372_ULT_mmioPlatform__ETC___d1381 ?
2'd2 :
2'd1) :
2'd1 ;
assign MUX_mmioPlatform_waitMTIPCRs$write_1__VAL_2 =
mmioPlatform_mtimecmp_0_01_ULE_IF_NOT_mmioPlat_ETC___d1031 &&
!mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_IF_NOT_mmioPlat_ETC___d1031 &&
mmioPlatform_mtip_0 ;
assign MUX_mmio_axi4_adapter_f_reqs_from_core$enq_1__VAL_1 =
{ mmioPlatform_curReq[63:0],
2'd2,
4'bxxxx /* unspecified value */ ,
mmioPlatform_reqBE,
amoExec___d1363 } ;
assign MUX_mmio_axi4_adapter_f_reqs_from_core$enq_1__VAL_2 =
{ mmioPlatform_curReq[63:0],
IF_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_0_ETC___d846,
mmioPlatform_reqBE,
mmioPlatform_reqData } ;
assign MUX_mmio_axi4_adapter_f_reqs_from_core$enq_1__VAL_3 =
{ mmioPlatform_curReq[63:0],
2'd1,
4'bxxxx /* unspecified value */ ,
145'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ } ;
assign MUX_mmio_axi4_adapter_f_reqs_from_core$enq_1__VAL_4 =
{ addr1__h90785,
2'd1,
4'bxxxx /* unspecified value */ ,
145'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ } ;
assign MUX_mmio_axi4_adapter_f_rsps_to_core$enq_1__VAL_1 =
{ 66'd0, mmio_axi4_adapter_f_reqs_from_core$D_OUT[214:151] } ;
assign MUX_mmio_axi4_adapter_f_rsps_to_core$enq_1__VAL_2 =
{ mmio_axi4_adapter_master_shim_rff$D_OUT[3:2] == 2'd0,
mmio_axi4_adapter_rspData_77_BIT_128_78_CONCAT_ETC___d187 } ;
assign MUX_mmio_axi4_adapter_f_rsps_to_core$enq_1__VAL_3 =
{ mmio_axi4_adapter_master_shim_bff$D_OUT[1:0] == 2'd0,
129'd0 } ;
// inlined wires
assign mmioPlatform_toHostQ_enqReq_lat_0$wget = { 1'd1, x__h73774 } ;
assign mmioPlatform_toHostQ_enqReq_lat_0$whas =
WILL_FIRE_RL_mmioPlatform_processToHost &&
mmioPlatform_reqFunc[5:4] == 2'd2 &&
mmioPlatform_toHostQ_empty &&
x__h73774 != 64'd0 ;
assign mmioPlatform_toHostQ_enqReq_lat_2$wget =
{ 1'd0,
64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ } ;
assign mmioPlatform_fromHostQ_deqReq_lat_0$whas =
WILL_FIRE_RL_mmioPlatform_processFromHost &&
mmioPlatform_reqFunc[5:4] == 2'd2 &&
!mmioPlatform_fromHostQ_empty &&
x__h68559 == 64'd0 ;
assign propDstIdx_1_lat_1$whas =
!enqDst_0_rl[73] &&
SEL_ARR_IF_propDstIdx_0_lat_0_whas__422_THEN_p_ETC___d1490 &&
x__h101008 ;
assign propDstData_0_lat_0$wget =
{ core_0$dCacheToParent_rqToP_first, 1'd0 } ;
assign propDstData_1_lat_0$wget =
{ core_0$iCacheToParent_rqToP_first, 1'd1 } ;
assign enqDst_0_lat_0$wget =
{ 1'd1,
CASE_x01008_0_IF_CAN_FIRE_RL_srcPropose_THEN_p_ETC__q14,
SEL_ARR_IF_propDstData_0_lat_0_whas__436_THEN__ETC___d1542 } ;
assign enqDst_0_lat_0$whas =
!enqDst_0_rl[73] &&
SEL_ARR_IF_propDstIdx_0_lat_0_whas__422_THEN_p_ETC___d1490 ;
assign propDstIdx_1_1_lat_1$whas =
!enqDst_1_0_rl[584] &&
SEL_ARR_IF_propDstIdx_1_0_lat_0_whas__559_THEN_ETC___d1727 &&
x__h123294 ;
assign propDstData_1_0_lat_0$wget =
{ core_0$dCacheToParent_rsToP_first, 1'd0 } ;
assign propDstData_1_1_lat_0$wget =
{ core_0$iCacheToParent_rsToP_first, 1'd1 } ;
assign enqDst_1_0_lat_0$wget =
{ 1'd1,
CASE_x23294_0_IF_propDstData_1_0_lat_0_whas__5_ETC__q29,
SEL_ARR_IF_propDstData_1_0_lat_0_whas__574_THE_ETC___d1843 } ;
assign enqDst_1_0_lat_0$whas =
!enqDst_1_0_rl[584] &&
SEL_ARR_IF_propDstIdx_1_0_lat_0_whas__559_THEN_ETC___d1727 ;
assign enqDst_1_0_lat_1$wget =
{ 1'd0,
584'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ } ;
assign llc_mem_server_axi4_slave_xactor_slvSynth_awSynth_snk_putWire$wget =
{ debug_module_mem_server_awid,
debug_module_mem_server_awaddr,
debug_module_mem_server_awlen,
debug_module_mem_server_awsize,
debug_module_mem_server_awburst,
debug_module_mem_server_awlock,
debug_module_mem_server_awcache,
debug_module_mem_server_awprot,
debug_module_mem_server_awqos,
debug_module_mem_server_awregion } ;
assign llc_mem_server_axi4_slave_xactor_slvSynth_awSynth_snk_putWire$whas =
debug_module_mem_server_awvalid &&
!llc_mem_server_axi4_slave_xactor_shim_awff_rv[98] ;
assign llc_mem_server_axi4_slave_xactor_slvSynth_wSynth_snk_putWire$wget =
{ debug_module_mem_server_wdata,
debug_module_mem_server_wstrb,
debug_module_mem_server_wlast,
debug_module_mem_server_wuser } ;
assign llc_mem_server_axi4_slave_xactor_slvSynth_wSynth_snk_putWire$whas =
debug_module_mem_server_wvalid &&
!llc_mem_server_axi4_slave_xactor_shim_wff_rv[74] ;
assign llc_mem_server_axi4_slave_xactor_slvSynth_arSynth_snk_putWire$wget =
{ debug_module_mem_server_arid,
debug_module_mem_server_araddr,
debug_module_mem_server_arlen,
debug_module_mem_server_arsize,
debug_module_mem_server_arburst,
debug_module_mem_server_arlock,
debug_module_mem_server_arcache,
debug_module_mem_server_arprot,
debug_module_mem_server_arqos,
debug_module_mem_server_arregion } ;
assign llc_mem_server_axi4_slave_xactor_slvSynth_arSynth_snk_putWire$whas =
debug_module_mem_server_arvalid &&
!llc_mem_server_axi4_slave_xactor_shim_arff_rv[98] ;
assign llc_mem_server_propDstIdx_0_lat_1$whas =
!llc_mem_server_enqDst_0_rl[65] &&
IF_llc_mem_server_propDstIdx_0_lat_0_whas__115_ETC___d2118 ;
assign llc_mem_server_enqDst_0_lat_0$wget =
{ 1'd1,
IF_llc_mem_server_propDstData_0_lat_0_whas__12_ETC___d2125 } ;
assign llc_mem_server_enqDst_0_lat_1$wget =
{ 1'd0,
65'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ } ;
assign llc_axi4_adapter_master_xactor_master_bSynth_snk_putWire$wget =
{ master0_bid, master0_bresp } ;
assign llc_axi4_adapter_master_xactor_master_bSynth_snk_putWire$whas =
master0_bvalid &&
!llc_axi4_adapter_master_xactor_shim_bff_rv[7] ;
assign llc_axi4_adapter_master_xactor_master_rSynth_snk_putWire$wget =
{ master0_rid,
master0_rdata,
master0_rresp,
master0_rlast,
master0_ruser } ;
assign llc_axi4_adapter_master_xactor_master_rSynth_snk_putWire$whas =
master0_rvalid &&
!llc_axi4_adapter_master_xactor_shim_rff_rv[73] ;
assign llc_mem_server_axi4_slave_xactor_slvSynth_bSynth_src_dropWire$whas =
llc_mem_server_axi4_slave_xactor_shim_bff_rv$port1__read[7] &&
debug_module_mem_server_bready ;
assign llc_mem_server_axi4_slave_xactor_slvSynth_rSynth_src_dropWire$whas =
llc_mem_server_axi4_slave_xactor_shim_rff_rv$port1__read[73] &&
debug_module_mem_server_rready ;
assign llc_axi4_adapter_master_xactor_master_awSynth_src_dropWire$whas =
llc_axi4_adapter_master_xactor_shim_awff_rv$port1__read[98] &&
master0_awready ;
assign llc_axi4_adapter_master_xactor_master_wSynth_src_dropWire$whas =
llc_axi4_adapter_master_xactor_shim_wff_rv$port1__read[74] &&
master0_wready ;
assign llc_axi4_adapter_master_xactor_master_arSynth_src_dropWire$whas =
llc_axi4_adapter_master_xactor_shim_arff_rv$port1__read[98] &&
master0_arready ;
assign mmio_axi4_adapter_ctr_wr_rsps_pending_crg$EN_port0__write =
WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map_m_is_IO_addr_mmio_ax_ETC___d221 ;
assign mmio_axi4_adapter_ctr_wr_rsps_pending_crg$port0__write_1 =
mmio_axi4_adapter_ctr_wr_rsps_pending_crg + 4'd1 ;
assign mmio_axi4_adapter_ctr_wr_rsps_pending_crg$port1__write_1 =
b__h2182 - 4'd1 ;
assign mmio_axi4_adapter_ctr_wr_rsps_pending_crg$port2__read =
WILL_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp ?
mmio_axi4_adapter_ctr_wr_rsps_pending_crg$port1__write_1 :
b__h2182 ;
assign llc_mem_server_axi4_slave_xactor_shim_awff_rv$port0__write_1 =
{ 1'd1,
llc_mem_server_axi4_slave_xactor_slvSynth_awSynth_snk_putWire$wget } ;
assign llc_mem_server_axi4_slave_xactor_shim_awff_rv$port1__read =
CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_awSynth_snk_doPut ?
llc_mem_server_axi4_slave_xactor_shim_awff_rv$port0__write_1 :
llc_mem_server_axi4_slave_xactor_shim_awff_rv ;
assign llc_mem_server_axi4_slave_xactor_shim_awff_rv$port2__read =
WILL_FIRE_RL_llc_mem_server_rl_handle_MemLoader_st_req ?
llc_axi4_adapter_master_xactor_shim_arff_rv$port1__write_1 :
llc_mem_server_axi4_slave_xactor_shim_awff_rv$port1__read ;
assign llc_mem_server_axi4_slave_xactor_shim_awff_rv$port3__read =
llc_mem_server_axi4_slave_xactor_clearing ?
llc_axi4_adapter_master_xactor_shim_arff_rv$port1__write_1 :
llc_mem_server_axi4_slave_xactor_shim_awff_rv$port2__read ;
assign llc_mem_server_axi4_slave_xactor_shim_wff_rv$port0__write_1 =
{ 1'd1,
llc_mem_server_axi4_slave_xactor_slvSynth_wSynth_snk_putWire$wget } ;
assign llc_mem_server_axi4_slave_xactor_shim_wff_rv$port1__read =
CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_wSynth_snk_doPut ?
llc_mem_server_axi4_slave_xactor_shim_wff_rv$port0__write_1 :
llc_mem_server_axi4_slave_xactor_shim_wff_rv ;
assign llc_mem_server_axi4_slave_xactor_shim_wff_rv$port2__read =
WILL_FIRE_RL_llc_mem_server_rl_handle_MemLoader_st_req ?
llc_axi4_adapter_master_xactor_shim_wff_rv$port1__write_1 :
llc_mem_server_axi4_slave_xactor_shim_wff_rv$port1__read ;
assign llc_mem_server_axi4_slave_xactor_shim_wff_rv$port3__read =
llc_mem_server_axi4_slave_xactor_clearing ?
llc_axi4_adapter_master_xactor_shim_wff_rv$port1__write_1 :
llc_mem_server_axi4_slave_xactor_shim_wff_rv$port2__read ;
assign llc_mem_server_axi4_slave_xactor_shim_bff_rv$port0__write_1 =
{ 1'd1,
llc_mem_server_axi4_slave_xactor_shim_awff_rv$port1__read[97:93],
2'd0 } ;
assign llc_mem_server_axi4_slave_xactor_shim_bff_rv$port1__read =
WILL_FIRE_RL_llc_mem_server_rl_handle_MemLoader_st_req ?
llc_mem_server_axi4_slave_xactor_shim_bff_rv$port0__write_1 :
llc_mem_server_axi4_slave_xactor_shim_bff_rv ;
assign llc_mem_server_axi4_slave_xactor_shim_bff_rv$port2__read =
CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_bSynth_src_doDrop ?
llc_axi4_adapter_master_xactor_shim_bff_rv$port1__write_1 :
llc_mem_server_axi4_slave_xactor_shim_bff_rv$port1__read ;
assign llc_mem_server_axi4_slave_xactor_shim_bff_rv$port3__read =
llc_mem_server_axi4_slave_xactor_clearing ?
llc_axi4_adapter_master_xactor_shim_bff_rv$port1__write_1 :
llc_mem_server_axi4_slave_xactor_shim_bff_rv$port2__read ;
assign llc_mem_server_axi4_slave_xactor_shim_arff_rv$port0__write_1 =
{ 1'd1,
llc_mem_server_axi4_slave_xactor_slvSynth_arSynth_snk_putWire$wget } ;
assign llc_mem_server_axi4_slave_xactor_shim_arff_rv$port1__read =
CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_arSynth_snk_doPut ?
llc_mem_server_axi4_slave_xactor_shim_arff_rv$port0__write_1 :
llc_mem_server_axi4_slave_xactor_shim_arff_rv ;
assign llc_mem_server_axi4_slave_xactor_shim_arff_rv$port2__read =
CAN_FIRE_RL_llc_mem_server_rl_handle_MemLoader_ld_req ?
llc_axi4_adapter_master_xactor_shim_arff_rv$port1__write_1 :
llc_mem_server_axi4_slave_xactor_shim_arff_rv$port1__read ;
assign llc_mem_server_axi4_slave_xactor_shim_arff_rv$port3__read =
llc_mem_server_axi4_slave_xactor_clearing ?
llc_axi4_adapter_master_xactor_shim_arff_rv$port1__write_1 :
llc_mem_server_axi4_slave_xactor_shim_arff_rv$port2__read ;
assign llc_mem_server_axi4_slave_xactor_shim_rff_rv$port0__write_1 =
{ 1'd1,
llc_mem_server_axi4_slave_xactor_shim_arff_rv$port1__read[97:93],
dword__h150979,
3'd1,
1'bx /* unspecified value */ } ;
assign llc_mem_server_axi4_slave_xactor_shim_rff_rv$port1__read =
CAN_FIRE_RL_llc_mem_server_rl_handle_MemLoader_ld_req ?
llc_mem_server_axi4_slave_xactor_shim_rff_rv$port0__write_1 :
llc_mem_server_axi4_slave_xactor_shim_rff_rv ;
assign llc_mem_server_axi4_slave_xactor_shim_rff_rv$port2__read =
CAN_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_rSynth_src_doDrop ?
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__write_1 :
llc_mem_server_axi4_slave_xactor_shim_rff_rv$port1__read ;
assign llc_mem_server_axi4_slave_xactor_shim_rff_rv$port3__read =
llc_mem_server_axi4_slave_xactor_clearing ?
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__write_1 :
llc_mem_server_axi4_slave_xactor_shim_rff_rv$port2__read ;
assign llc_axi4_adapter_master_xactor_shim_awff_rv$EN_port0__write =
WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 ;
assign llc_axi4_adapter_master_xactor_shim_awff_rv$port0__write_1 =
{ 6'd32, v_awaddr__h217782, 29'd15532032 } ;
assign llc_axi4_adapter_master_xactor_shim_awff_rv$port1__read =
llc_axi4_adapter_master_xactor_shim_awff_rv$EN_port0__write ?
llc_axi4_adapter_master_xactor_shim_awff_rv$port0__write_1 :
llc_axi4_adapter_master_xactor_shim_awff_rv ;
assign llc_axi4_adapter_master_xactor_shim_awff_rv$port2__read =
CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_awSynth_src_doDrop ?
llc_axi4_adapter_master_xactor_shim_arff_rv$port1__write_1 :
llc_axi4_adapter_master_xactor_shim_awff_rv$port1__read ;
assign llc_axi4_adapter_master_xactor_shim_awff_rv$port3__read =
llc_axi4_adapter_master_xactor_clearing ?
llc_axi4_adapter_master_xactor_shim_arff_rv$port1__write_1 :
llc_axi4_adapter_master_xactor_shim_awff_rv$port2__read ;
assign llc_axi4_adapter_master_xactor_shim_wff_rv$port0__write_1 =
{ 1'd1,
v_wdata__h218253,
v_wstrb__h218254,
llc_axi4_adapter_rg_wr_req_beat == 3'd7,
v_wuser__h218256 } ;
assign llc_axi4_adapter_master_xactor_shim_wff_rv$port1__read =
CAN_FIRE_RL_llc_axi4_adapter_rl_handle_write_req ?
llc_axi4_adapter_master_xactor_shim_wff_rv$port0__write_1 :
llc_axi4_adapter_master_xactor_shim_wff_rv ;
assign llc_axi4_adapter_master_xactor_shim_wff_rv$port1__write_1 =
{ 1'd0,
74'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ } ;
assign llc_axi4_adapter_master_xactor_shim_wff_rv$port2__read =
CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_wSynth_src_doDrop ?
llc_axi4_adapter_master_xactor_shim_wff_rv$port1__write_1 :
llc_axi4_adapter_master_xactor_shim_wff_rv$port1__read ;
assign llc_axi4_adapter_master_xactor_shim_wff_rv$port3__read =
llc_axi4_adapter_master_xactor_clearing ?
llc_axi4_adapter_master_xactor_shim_wff_rv$port1__write_1 :
llc_axi4_adapter_master_xactor_shim_wff_rv$port2__read ;
assign llc_axi4_adapter_master_xactor_shim_bff_rv$port0__write_1 =
{ 1'd1,
llc_axi4_adapter_master_xactor_master_bSynth_snk_putWire$wget } ;
assign llc_axi4_adapter_master_xactor_shim_bff_rv$port1__read =
CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_bSynth_snk_doPut ?
llc_axi4_adapter_master_xactor_shim_bff_rv$port0__write_1 :
llc_axi4_adapter_master_xactor_shim_bff_rv ;
assign llc_axi4_adapter_master_xactor_shim_bff_rv$port1__write_1 =
{ 1'd0, 7'bxxxxxxx /* unspecified value */ } ;
assign llc_axi4_adapter_master_xactor_shim_bff_rv$port2__read =
CAN_FIRE_RL_llc_axi4_adapter_rl_discard_write_rsp ?
llc_axi4_adapter_master_xactor_shim_bff_rv$port1__write_1 :
llc_axi4_adapter_master_xactor_shim_bff_rv$port1__read ;
assign llc_axi4_adapter_master_xactor_shim_bff_rv$port3__read =
llc_axi4_adapter_master_xactor_clearing ?
llc_axi4_adapter_master_xactor_shim_bff_rv$port1__write_1 :
llc_axi4_adapter_master_xactor_shim_bff_rv$port2__read ;
assign llc_axi4_adapter_master_xactor_shim_arff_rv$port0__write_1 =
{ 6'd32, line_addr__h194213, 29'd15532032 } ;
assign llc_axi4_adapter_master_xactor_shim_arff_rv$port1__read =
CAN_FIRE_RL_llc_axi4_adapter_rl_handle_read_req ?
llc_axi4_adapter_master_xactor_shim_arff_rv$port0__write_1 :
llc_axi4_adapter_master_xactor_shim_arff_rv ;
assign llc_axi4_adapter_master_xactor_shim_arff_rv$port1__write_1 =
{ 1'd0,
98'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ } ;
assign llc_axi4_adapter_master_xactor_shim_arff_rv$port2__read =
CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_arSynth_src_doDrop ?
llc_axi4_adapter_master_xactor_shim_arff_rv$port1__write_1 :
llc_axi4_adapter_master_xactor_shim_arff_rv$port1__read ;
assign llc_axi4_adapter_master_xactor_shim_arff_rv$port3__read =
llc_axi4_adapter_master_xactor_clearing ?
llc_axi4_adapter_master_xactor_shim_arff_rv$port1__write_1 :
llc_axi4_adapter_master_xactor_shim_arff_rv$port2__read ;
assign llc_axi4_adapter_master_xactor_shim_rff_rv$port0__write_1 =
{ 1'd1,
llc_axi4_adapter_master_xactor_master_rSynth_snk_putWire$wget } ;
assign llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read =
CAN_FIRE_RL_llc_axi4_adapter_master_xactor_master_rSynth_snk_doPut ?
llc_axi4_adapter_master_xactor_shim_rff_rv$port0__write_1 :
llc_axi4_adapter_master_xactor_shim_rff_rv ;
assign llc_axi4_adapter_master_xactor_shim_rff_rv$port1__write_1 =
{ 1'd0,
73'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ } ;
assign llc_axi4_adapter_master_xactor_shim_rff_rv$port2__read =
CAN_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps ?
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__write_1 :
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read ;
assign llc_axi4_adapter_master_xactor_shim_rff_rv$port3__read =
llc_axi4_adapter_master_xactor_clearing ?
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__write_1 :
llc_axi4_adapter_master_xactor_shim_rff_rv$port2__read ;
assign llc_axi4_adapter_ctr_wr_rsps_pending_crg$EN_port0__write =
WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 ;
assign llc_axi4_adapter_ctr_wr_rsps_pending_crg$port0__write_1 =
llc_axi4_adapter_ctr_wr_rsps_pending_crg + 4'd1 ;
assign llc_axi4_adapter_ctr_wr_rsps_pending_crg$port1__write_1 =
b__h194013 - 4'd1 ;
assign llc_axi4_adapter_ctr_wr_rsps_pending_crg$port2__read =
CAN_FIRE_RL_llc_axi4_adapter_rl_discard_write_rsp ?
llc_axi4_adapter_ctr_wr_rsps_pending_crg$port1__write_1 :
b__h194013 ;
// register cfg_verbosity
assign cfg_verbosity$D_IN =
EN_hart0_put_other_req_put ?
hart0_put_other_req_put :
set_verbosity_verbosity ;
assign cfg_verbosity$EN = EN_set_verbosity || EN_hart0_put_other_req_put ;
// register enqDst_0_rl
assign enqDst_0_rl$D_IN =
{ CAN_FIRE_RL_doEnq ?
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__write_1[73] :
IF_enqDst_0_lat_0_whas__451_THEN_enqDst_0_lat__ETC___d1456,
CAN_FIRE_RL_doEnq ?
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__write_1[72:0] :
(enqDst_0_lat_0$whas ?
enqDst_0_lat_0$wget[72:0] :
enqDst_0_rl[72:0]) } ;
assign enqDst_0_rl$EN = 1'd1 ;
// register enqDst_1_0_rl
assign enqDst_1_0_rl$D_IN =
{ CAN_FIRE_RL_doEnq_1 ?
enqDst_1_0_lat_1$wget[584] :
IF_enqDst_1_0_lat_0_whas__650_THEN_enqDst_1_0__ETC___d1655,
IF_enqDst_1_0_lat_1_whas__647_THEN_enqDst_1_0__ETC___d1694 } ;
assign enqDst_1_0_rl$EN = 1'd1 ;
// register llc_axi4_adapter_cfg_verbosity
assign llc_axi4_adapter_cfg_verbosity$D_IN = 4'h0 ;
assign llc_axi4_adapter_cfg_verbosity$EN = 1'b0 ;
// register llc_axi4_adapter_ctr_wr_rsps_pending_crg
assign llc_axi4_adapter_ctr_wr_rsps_pending_crg$D_IN =
llc_axi4_adapter_ctr_wr_rsps_pending_crg$port2__read ;
assign llc_axi4_adapter_ctr_wr_rsps_pending_crg$EN = 1'b1 ;
// register llc_axi4_adapter_master_xactor_clearing
assign llc_axi4_adapter_master_xactor_clearing$D_IN = 1'd0 ;
assign llc_axi4_adapter_master_xactor_clearing$EN =
llc_axi4_adapter_master_xactor_clearing ;
// register llc_axi4_adapter_master_xactor_shim_arff_rv
assign llc_axi4_adapter_master_xactor_shim_arff_rv$D_IN =
llc_axi4_adapter_master_xactor_shim_arff_rv$port3__read ;
assign llc_axi4_adapter_master_xactor_shim_arff_rv$EN = 1'b1 ;
// register llc_axi4_adapter_master_xactor_shim_awff_rv
assign llc_axi4_adapter_master_xactor_shim_awff_rv$D_IN =
llc_axi4_adapter_master_xactor_shim_awff_rv$port3__read ;
assign llc_axi4_adapter_master_xactor_shim_awff_rv$EN = 1'b1 ;
// register llc_axi4_adapter_master_xactor_shim_bff_rv
assign llc_axi4_adapter_master_xactor_shim_bff_rv$D_IN =
llc_axi4_adapter_master_xactor_shim_bff_rv$port3__read ;
assign llc_axi4_adapter_master_xactor_shim_bff_rv$EN = 1'b1 ;
// register llc_axi4_adapter_master_xactor_shim_rff_rv
assign llc_axi4_adapter_master_xactor_shim_rff_rv$D_IN =
llc_axi4_adapter_master_xactor_shim_rff_rv$port3__read ;
assign llc_axi4_adapter_master_xactor_shim_rff_rv$EN = 1'b1 ;
// register llc_axi4_adapter_master_xactor_shim_wff_rv
assign llc_axi4_adapter_master_xactor_shim_wff_rv$D_IN =
llc_axi4_adapter_master_xactor_shim_wff_rv$port3__read ;
assign llc_axi4_adapter_master_xactor_shim_wff_rv$EN = 1'b1 ;
// register llc_axi4_adapter_rg_cline
assign llc_axi4_adapter_rg_cline$D_IN =
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] ?
516'd0 :
IF_llc_axi4_adapter_rg_rd_rsp_beat_275_BIT_0_3_ETC___d2307 ;
assign llc_axi4_adapter_rg_cline$EN =
CAN_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps ;
// register llc_axi4_adapter_rg_rd_rsp_beat
assign llc_axi4_adapter_rg_rd_rsp_beat$D_IN =
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] ?
3'd0 :
x__h195066 ;
assign llc_axi4_adapter_rg_rd_rsp_beat$EN =
CAN_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps ;
// register llc_axi4_adapter_rg_wr_req_beat
assign llc_axi4_adapter_rg_wr_req_beat$D_IN =
(llc_axi4_adapter_rg_wr_req_beat == 3'd7) ? 3'd0 : x__h218140 ;
assign llc_axi4_adapter_rg_wr_req_beat$EN =
CAN_FIRE_RL_llc_axi4_adapter_rl_handle_write_req ;
// register llc_mem_server_axi4_slave_xactor_clearing
assign llc_mem_server_axi4_slave_xactor_clearing$D_IN = 1'd0 ;
assign llc_mem_server_axi4_slave_xactor_clearing$EN =
llc_mem_server_axi4_slave_xactor_clearing ;
// register llc_mem_server_axi4_slave_xactor_shim_arff_rv
assign llc_mem_server_axi4_slave_xactor_shim_arff_rv$D_IN =
llc_mem_server_axi4_slave_xactor_shim_arff_rv$port3__read ;
assign llc_mem_server_axi4_slave_xactor_shim_arff_rv$EN = 1'b1 ;
// register llc_mem_server_axi4_slave_xactor_shim_awff_rv
assign llc_mem_server_axi4_slave_xactor_shim_awff_rv$D_IN =
llc_mem_server_axi4_slave_xactor_shim_awff_rv$port3__read ;
assign llc_mem_server_axi4_slave_xactor_shim_awff_rv$EN = 1'b1 ;
// register llc_mem_server_axi4_slave_xactor_shim_bff_rv
assign llc_mem_server_axi4_slave_xactor_shim_bff_rv$D_IN =
llc_mem_server_axi4_slave_xactor_shim_bff_rv$port3__read ;
assign llc_mem_server_axi4_slave_xactor_shim_bff_rv$EN = 1'b1 ;
// register llc_mem_server_axi4_slave_xactor_shim_rff_rv
assign llc_mem_server_axi4_slave_xactor_shim_rff_rv$D_IN =
llc_mem_server_axi4_slave_xactor_shim_rff_rv$port3__read ;
assign llc_mem_server_axi4_slave_xactor_shim_rff_rv$EN = 1'b1 ;
// register llc_mem_server_axi4_slave_xactor_shim_wff_rv
assign llc_mem_server_axi4_slave_xactor_shim_wff_rv$D_IN =
llc_mem_server_axi4_slave_xactor_shim_wff_rv$port3__read ;
assign llc_mem_server_axi4_slave_xactor_shim_wff_rv$EN = 1'b1 ;
// register llc_mem_server_enqDst_0_rl
assign llc_mem_server_enqDst_0_rl$D_IN =
{ CAN_FIRE_RL_llc_mem_server_doEnq ?
llc_mem_server_enqDst_0_lat_1$wget[65] :
IF_llc_mem_server_enqDst_0_lat_0_whas__130_THE_ETC___d2135,
CAN_FIRE_RL_llc_mem_server_doEnq ?
llc_mem_server_enqDst_0_lat_1$wget[64:0] :
(llc_mem_server_propDstIdx_0_lat_1$whas ?
llc_mem_server_enqDst_0_lat_0$wget[64:0] :
llc_mem_server_enqDst_0_rl[64:0]) } ;
assign llc_mem_server_enqDst_0_rl$EN = 1'd1 ;
// register llc_mem_server_propDstData_0_rl
assign llc_mem_server_propDstData_0_rl$D_IN =
IF_llc_mem_server_propDstData_0_lat_0_whas__12_ETC___d2125 ;
assign llc_mem_server_propDstData_0_rl$EN = 1'd1 ;
// register llc_mem_server_propDstIdx_0_rl
assign llc_mem_server_propDstIdx_0_rl$D_IN =
!llc_mem_server_propDstIdx_0_lat_1$whas &&
IF_llc_mem_server_propDstIdx_0_lat_0_whas__115_ETC___d2118 ;
assign llc_mem_server_propDstIdx_0_rl$EN = 1'd1 ;
// register llc_mem_server_rg_cacheline_cache_addr
assign llc_mem_server_rg_cacheline_cache_addr$D_IN =
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_reload_req_st ?
line_addr__h140685 :
line_addr__h150796 ;
assign llc_mem_server_rg_cacheline_cache_addr$EN =
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_reload_req_st ||
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_reload_req_ld ;
// register llc_mem_server_rg_cacheline_cache_data
assign llc_mem_server_rg_cacheline_cache_data$D_IN =
WILL_FIRE_RL_llc_mem_server_rl_handle_MemLoader_st_req ?
MUX_llc_mem_server_rg_cacheline_cache_data$write_1__VAL_1 :
llc$dma_respLd_first[520:5] ;
assign llc_mem_server_rg_cacheline_cache_data$EN =
WILL_FIRE_RL_llc_mem_server_rl_handle_MemLoader_st_req ||
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_reload_finish ;
// register llc_mem_server_rg_cacheline_cache_dirty_delay
assign llc_mem_server_rg_cacheline_cache_dirty_delay$D_IN =
WILL_FIRE_RL_llc_mem_server_rl_handle_MemLoader_st_req ?
10'd1023 :
MUX_llc_mem_server_rg_cacheline_cache_dirty_delay$write_1__VAL_2 ;
assign llc_mem_server_rg_cacheline_cache_dirty_delay$EN =
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_dirty_delay ||
WILL_FIRE_RL_llc_mem_server_rl_handle_MemLoader_st_req ;
// register llc_mem_server_rg_cacheline_cache_state
always@(MUX_llc$dma_memReq_enq_1__SEL_1 or
MUX_llc_mem_server_rg_cacheline_cache_state$write_1__SEL_2 or
MUX_llc_mem_server_rg_cacheline_cache_state$write_1__SEL_3 or
WILL_FIRE_RL_llc_mem_server_rl_handle_MemLoader_st_req)
begin
case (1'b1) // synopsys parallel_case
MUX_llc$dma_memReq_enq_1__SEL_1:
llc_mem_server_rg_cacheline_cache_state$D_IN = 3'd1;
MUX_llc_mem_server_rg_cacheline_cache_state$write_1__SEL_2:
llc_mem_server_rg_cacheline_cache_state$D_IN = 3'd2;
MUX_llc_mem_server_rg_cacheline_cache_state$write_1__SEL_3:
llc_mem_server_rg_cacheline_cache_state$D_IN = 3'd3;
WILL_FIRE_RL_llc_mem_server_rl_handle_MemLoader_st_req:
llc_mem_server_rg_cacheline_cache_state$D_IN = 3'd4;
default: llc_mem_server_rg_cacheline_cache_state$D_IN =
3'bxxx /* unspecified value */ ;
endcase
end
assign llc_mem_server_rg_cacheline_cache_state$EN =
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_ld_miss ||
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_st_miss ||
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_dirty_aged ||
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_reload_req_ld ||
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_reload_req_st ||
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_reload_finish ||
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_finish ||
WILL_FIRE_RL_llc_mem_server_rl_handle_MemLoader_st_req ;
// register mmioPlatform_amoResp
assign mmioPlatform_amoResp$D_IN =
MUX_mmioPlatform_amoResp$write_1__SEL_1 ?
MUX_mmioPlatform_amoResp$write_1__VAL_1 :
MUX_mmioPlatform_amoResp$write_1__VAL_2 ;
assign mmioPlatform_amoResp$EN =
WILL_FIRE_RL_mmioPlatform_processMTimeCmp &&
mmioPlatform_reqFunc[5:4] != 2'd0 &&
mmioPlatform_reqFunc[5:4] != 2'd1 ||
WILL_FIRE_RL_mmioPlatform_processMTime &&
mmioPlatform_reqFunc[5:4] != 2'd0 &&
mmioPlatform_reqFunc[5:4] != 2'd1 ;
// register mmioPlatform_amoWaitWriteResp
assign mmioPlatform_amoWaitWriteResp$D_IN =
MUX_mmioPlatform_amoWaitWriteResp$write_1__SEL_1 ;
assign mmioPlatform_amoWaitWriteResp$EN =
WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_amo_rsp &&
!mmioPlatform_amoWaitWriteResp &&
mmio_axi4_adapter_f_rsps_to_core$D_OUT[129] ||
WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req ;
// register mmioPlatform_curReq
assign mmioPlatform_curReq$D_IN =
MUX_mmioPlatform_curReq$write_1__SEL_1 ?
MUX_mmioPlatform_curReq$write_1__VAL_1 :
MUX_mmioPlatform_curReq$write_1__VAL_2 ;
assign mmioPlatform_curReq$EN =
MUX_mmioPlatform_curReq$write_1__SEL_1 ||
WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp &&
mmio_axi4_adapter_f_rsps_to_core$D_OUT[129] &&
mmioPlatform_fetchingWay_372_ULT_mmioPlatform__ETC___d1381 ;
// register mmioPlatform_cycle
assign mmioPlatform_cycle$D_IN =
WILL_FIRE_RL_mmioPlatform_incCycle ?
MUX_mmioPlatform_cycle$write_1__VAL_1 :
7'd0 ;
assign mmioPlatform_cycle$EN =
WILL_FIRE_RL_mmioPlatform_incCycle ||
WILL_FIRE_RL_mmioPlatform_incTime ;
// register mmioPlatform_fetchedInsts_0
assign mmioPlatform_fetchedInsts_0$D_IN =
SEL_ARR_mmio_axi4_adapter_f_rsps_to_core_first_ETC___d1393 ;
assign mmioPlatform_fetchedInsts_0$EN =
WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp &&
mmio_axi4_adapter_f_rsps_to_core$D_OUT[129] &&
mmioPlatform_fetchingWay_372_ULT_mmioPlatform__ETC___d1381 &&
!mmioPlatform_fetchingWay ;
// register mmioPlatform_fetchingWay
assign mmioPlatform_fetchingWay$D_IN =
!MUX_mmioPlatform_fetchingWay$write_1__SEL_1 &&
MUX_mmioPlatform_fetchingWay$write_1__VAL_2 ;
assign mmioPlatform_fetchingWay$EN =
WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty ||
WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp &&
mmio_axi4_adapter_f_rsps_to_core$D_OUT[129] &&
mmioPlatform_fetchingWay_372_ULT_mmioPlatform__ETC___d1381 ;
// register mmioPlatform_fromHostAddr
assign mmioPlatform_fromHostAddr$D_IN = start_fromhostAddr[63:3] ;
assign mmioPlatform_fromHostAddr$EN = EN_start ;
// register mmioPlatform_fromHostQ_clearReq_rl
assign mmioPlatform_fromHostQ_clearReq_rl$D_IN = 1'd0 ;
assign mmioPlatform_fromHostQ_clearReq_rl$EN = 1'd1 ;
// register mmioPlatform_fromHostQ_data_0
assign mmioPlatform_fromHostQ_data_0$D_IN =
mmioPlatform_fromHostQ_enqReq_rl[63:0] ;
assign mmioPlatform_fromHostQ_data_0$EN =
!mmioPlatform_fromHostQ_clearReq_rl &&
mmioPlatform_fromHostQ_enqReq_rl[64] ;
// register mmioPlatform_fromHostQ_deqReq_rl
assign mmioPlatform_fromHostQ_deqReq_rl$D_IN = 1'd0 ;
assign mmioPlatform_fromHostQ_deqReq_rl$EN = 1'd1 ;
// register mmioPlatform_fromHostQ_empty
assign mmioPlatform_fromHostQ_empty$D_IN =
mmioPlatform_fromHostQ_clearReq_rl ||
!mmioPlatform_fromHostQ_enqReq_rl[64] &&
(mmioPlatform_fromHostQ_deqReq_lat_0$whas ||
mmioPlatform_fromHostQ_deqReq_rl ||
mmioPlatform_fromHostQ_empty) ;
assign mmioPlatform_fromHostQ_empty$EN = 1'd1 ;
// register mmioPlatform_fromHostQ_enqReq_rl
assign mmioPlatform_fromHostQ_enqReq_rl$D_IN =
mmioPlatform_toHostQ_enqReq_lat_2$wget ;
assign mmioPlatform_fromHostQ_enqReq_rl$EN = 1'd1 ;
// register mmioPlatform_fromHostQ_full
assign mmioPlatform_fromHostQ_full$D_IN =
!mmioPlatform_fromHostQ_clearReq_rl &&
(mmioPlatform_fromHostQ_enqReq_rl[64] ||
!mmioPlatform_fromHostQ_deqReq_lat_0$whas &&
!mmioPlatform_fromHostQ_deqReq_rl &&
mmioPlatform_fromHostQ_full) ;
assign mmioPlatform_fromHostQ_full$EN = 1'd1 ;
// register mmioPlatform_instSel
assign mmioPlatform_instSel$D_IN =
MUX_mmioPlatform_fetchingWay$write_1__SEL_1 ?
core_0$mmioToPlatform_cRq_first[154:153] :
MUX_mmioPlatform_instSel$write_1__VAL_2 ;
assign mmioPlatform_instSel$EN =
WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty ||
WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp &&
mmio_axi4_adapter_f_rsps_to_core$D_OUT[129] &&
mmioPlatform_fetchingWay_372_ULT_mmioPlatform__ETC___d1381 ;
// register mmioPlatform_mtime
assign mmioPlatform_mtime$D_IN =
MUX_mmioPlatform_amoResp$write_1__SEL_2 ?
newData__h53340 :
MUX_mmioPlatform_mtime$write_1__VAL_2 ;
assign mmioPlatform_mtime$EN =
WILL_FIRE_RL_mmioPlatform_processMTime &&
mmioPlatform_reqFunc[5:4] != 2'd0 &&
mmioPlatform_reqFunc[5:4] != 2'd1 ||
WILL_FIRE_RL_mmioPlatform_incTime ;
// register mmioPlatform_mtimecmp_0
assign mmioPlatform_mtimecmp_0$D_IN = newData__h45239 ;
assign mmioPlatform_mtimecmp_0$EN =
MUX_mmioPlatform_amoResp$write_1__SEL_1 ;
// register mmioPlatform_mtip_0
assign mmioPlatform_mtip_0$D_IN =
MUX_core_0$mmioToPlatform_pRq_enq_1__SEL_1 ||
MUX_mmioPlatform_mtip_0$write_1__VAL_2 ;
assign mmioPlatform_mtip_0$EN =
WILL_FIRE_RL_mmioPlatform_selectReq && !mmioPlatform_mtip_0 &&
mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502 ||
WILL_FIRE_RL_mmioPlatform_processMTimeCmp &&
NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d991 ;
// register mmioPlatform_reqAmofunc
assign mmioPlatform_reqAmofunc$D_IN =
(core_0$mmioToPlatform_cRq_first[150:149] != 2'd0 &&
core_0$mmioToPlatform_cRq_first[150:149] != 2'd1 &&
core_0$mmioToPlatform_cRq_first[150:149] != 2'd2) ?
core_0$mmioToPlatform_cRq_first[148:145] :
4'd9 ;
assign mmioPlatform_reqAmofunc$EN =
MUX_mmioPlatform_fetchingWay$write_1__SEL_1 ;
// register mmioPlatform_reqBE
assign mmioPlatform_reqBE$D_IN = core_0$mmioToPlatform_cRq_first[144:129] ;
assign mmioPlatform_reqBE$EN = MUX_mmioPlatform_fetchingWay$write_1__SEL_1 ;
// register mmioPlatform_reqData
assign mmioPlatform_reqData$D_IN = core_0$mmioToPlatform_cRq_first[128:0] ;
assign mmioPlatform_reqData$EN =
MUX_mmioPlatform_fetchingWay$write_1__SEL_1 ;
// register mmioPlatform_reqFunc
always@(core_0$mmioToPlatform_cRq_first)
begin
case (core_0$mmioToPlatform_cRq_first[150:149])
2'd0, 2'd1, 2'd2:
mmioPlatform_reqFunc$D_IN =
core_0$mmioToPlatform_cRq_first[150:145];
2'd3:
mmioPlatform_reqFunc$D_IN =
{ 2'd3, core_0$mmioToPlatform_cRq_first[148:145] };
endcase
end
assign mmioPlatform_reqFunc$EN =
MUX_mmioPlatform_fetchingWay$write_1__SEL_1 ;
// register mmioPlatform_reqSz
assign mmioPlatform_reqSz$D_IN = 2'b11 ;
assign mmioPlatform_reqSz$EN = MUX_mmioPlatform_fetchingWay$write_1__SEL_1 ;
// register mmioPlatform_state
always@(MUX_mmioPlatform_curReq$write_1__SEL_1 or
MUX_mmioPlatform_state$write_1__VAL_1 or
WILL_FIRE_RL_mmioPlatform_processMSIP or
MUX_mmioPlatform_state$write_1__VAL_3 or
WILL_FIRE_RL_mmioPlatform_processMTimeCmp or
MUX_mmioPlatform_state$write_1__VAL_4 or
WILL_FIRE_RL_mmioPlatform_processMTime or
MUX_mmioPlatform_state$write_1__VAL_5 or
WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp or
MUX_mmioPlatform_state$write_1__VAL_6 or
MUX_mmioPlatform_state$write_1__SEL_2 or
MUX_mmioPlatform_state$write_1__SEL_7 or
MUX_mmioPlatform_state$write_1__SEL_8)
begin
case (1'b1) // synopsys parallel_case
MUX_mmioPlatform_curReq$write_1__SEL_1:
mmioPlatform_state$D_IN = MUX_mmioPlatform_state$write_1__VAL_1;
WILL_FIRE_RL_mmioPlatform_processMSIP:
mmioPlatform_state$D_IN = MUX_mmioPlatform_state$write_1__VAL_3;
WILL_FIRE_RL_mmioPlatform_processMTimeCmp:
mmioPlatform_state$D_IN = MUX_mmioPlatform_state$write_1__VAL_4;
WILL_FIRE_RL_mmioPlatform_processMTime:
mmioPlatform_state$D_IN = MUX_mmioPlatform_state$write_1__VAL_5;
WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp:
mmioPlatform_state$D_IN = MUX_mmioPlatform_state$write_1__VAL_6;
MUX_mmioPlatform_state$write_1__SEL_2 ||
MUX_mmioPlatform_state$write_1__SEL_7:
mmioPlatform_state$D_IN = 2'd1;
MUX_mmioPlatform_state$write_1__SEL_8: mmioPlatform_state$D_IN = 2'd3;
default: mmioPlatform_state$D_IN = 2'bxx /* unspecified value */ ;
endcase
end
assign mmioPlatform_state$EN =
MUX_mmioPlatform_curReq$write_1__SEL_1 ||
WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_amo_rsp &&
(mmioPlatform_amoWaitWriteResp ||
!mmio_axi4_adapter_f_rsps_to_core$D_OUT[129]) ||
WILL_FIRE_RL_mmioPlatform_processMSIP ||
WILL_FIRE_RL_mmioPlatform_processMTimeCmp ||
WILL_FIRE_RL_mmioPlatform_processMTime ||
WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp ||
WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_rsp ||
WILL_FIRE_RL_mmioPlatform_processFromHost ||
WILL_FIRE_RL_mmioPlatform_processToHost ||
WILL_FIRE_RL_mmioPlatform_waitMTimeDone ||
WILL_FIRE_RL_mmioPlatform_waitMTimeCmpDone ||
WILL_FIRE_RL_mmioPlatform_waitMSIPDone ||
WILL_FIRE_RL_mmioPlatform_waitTimerInterruptDone ||
EN_start ||
WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req ||
WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req ||
WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req ;
// register mmioPlatform_toHostAddr
assign mmioPlatform_toHostAddr$D_IN = start_tohostAddr[63:3] ;
assign mmioPlatform_toHostAddr$EN = EN_start ;
// register mmioPlatform_toHostQ_clearReq_rl
assign mmioPlatform_toHostQ_clearReq_rl$D_IN = 1'd0 ;
assign mmioPlatform_toHostQ_clearReq_rl$EN = 1'd1 ;
// register mmioPlatform_toHostQ_data_0
assign mmioPlatform_toHostQ_data_0$D_IN =
mmioPlatform_toHostQ_enqReq_lat_0$whas ?
mmioPlatform_toHostQ_enqReq_lat_0$wget[63:0] :
mmioPlatform_toHostQ_enqReq_rl[63:0] ;
assign mmioPlatform_toHostQ_data_0$EN =
!mmioPlatform_toHostQ_clearReq_rl &&
IF_mmioPlatform_toHostQ_enqReq_lat_1_whas__60__ETC___d369 ;
// register mmioPlatform_toHostQ_deqReq_rl
assign mmioPlatform_toHostQ_deqReq_rl$D_IN = 1'd0 ;
assign mmioPlatform_toHostQ_deqReq_rl$EN = 1'd1 ;
// register mmioPlatform_toHostQ_empty
assign mmioPlatform_toHostQ_empty$D_IN =
mmioPlatform_toHostQ_clearReq_rl ||
(mmioPlatform_toHostQ_enqReq_lat_0$whas ?
!mmioPlatform_toHostQ_enqReq_lat_0$wget[64] :
!mmioPlatform_toHostQ_enqReq_rl[64]) ;
assign mmioPlatform_toHostQ_empty$EN = 1'd1 ;
// register mmioPlatform_toHostQ_enqReq_rl
assign mmioPlatform_toHostQ_enqReq_rl$D_IN =
mmioPlatform_toHostQ_enqReq_lat_2$wget ;
assign mmioPlatform_toHostQ_enqReq_rl$EN = 1'd1 ;
// register mmioPlatform_toHostQ_full
assign mmioPlatform_toHostQ_full$D_IN =
!mmioPlatform_toHostQ_clearReq_rl &&
(IF_mmioPlatform_toHostQ_enqReq_lat_1_whas__60__ETC___d369 ||
!(!mmioPlatform_toHostQ_empty) &&
!mmioPlatform_toHostQ_deqReq_rl &&
mmioPlatform_toHostQ_full) ;
assign mmioPlatform_toHostQ_full$EN = 1'd1 ;
// register mmioPlatform_waitLowerMSIPCRs
assign mmioPlatform_waitLowerMSIPCRs$D_IN =
mmioPlatform_reqFunc[5:4] != 2'd1 &&
mmioPlatform_reqFunc[5:4] != 2'd2 ||
mmioPlatform_reqBE[0] ;
assign mmioPlatform_waitLowerMSIPCRs$EN =
WILL_FIRE_RL_mmioPlatform_processMSIP &&
NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d873 ;
// register mmioPlatform_waitMTIPCRs
assign mmioPlatform_waitMTIPCRs$D_IN =
MUX_core_0$mmioToPlatform_pRq_enq_1__SEL_1 ||
MUX_mmioPlatform_waitMTIPCRs$write_1__VAL_2 ;
assign mmioPlatform_waitMTIPCRs$EN =
WILL_FIRE_RL_mmioPlatform_selectReq && !mmioPlatform_mtip_0 &&
mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502 ||
WILL_FIRE_RL_mmioPlatform_processMTime &&
NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d1063 ;
// register mmioPlatform_waitUpperMSIPCRs
assign mmioPlatform_waitUpperMSIPCRs$D_IN = 1'd0 ;
assign mmioPlatform_waitUpperMSIPCRs$EN =
WILL_FIRE_RL_mmioPlatform_processMSIP &&
NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d873 ;
// register mmio_axi4_adapter_cfg_verbosity
assign mmio_axi4_adapter_cfg_verbosity$D_IN = 4'h0 ;
assign mmio_axi4_adapter_cfg_verbosity$EN = 1'b0 ;
// register mmio_axi4_adapter_ctr_wr_rsps_pending_crg
assign mmio_axi4_adapter_ctr_wr_rsps_pending_crg$D_IN =
mmio_axi4_adapter_ctr_wr_rsps_pending_crg$port2__read ;
assign mmio_axi4_adapter_ctr_wr_rsps_pending_crg$EN = 1'b1 ;
// register mmio_axi4_adapter_read_req_addr
assign mmio_axi4_adapter_read_req_addr$D_IN =
mmio_axi4_adapter_f_reqs_from_core$D_OUT[214:151] ;
assign mmio_axi4_adapter_read_req_addr$EN =
WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr ;
// register mmio_axi4_adapter_rg_rd_rsp_beat
assign mmio_axi4_adapter_rg_rd_rsp_beat$D_IN =
!mmio_axi4_adapter_master_shim_rff$D_OUT[1] && x__h10408 ;
assign mmio_axi4_adapter_rg_rd_rsp_beat$EN =
CAN_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps ;
// register mmio_axi4_adapter_rg_wr_req_beat
assign mmio_axi4_adapter_rg_wr_req_beat$D_IN =
!whichHalf___1__h15065 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[144:137] != 8'd0 &&
!mmio_axi4_adapter_rg_wr_req_beat &&
x__h17629 ;
assign mmio_axi4_adapter_rg_wr_req_beat$EN =
WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr ;
// register mmio_axi4_adapter_rspData
assign mmio_axi4_adapter_rspData$D_IN =
mmio_axi4_adapter_master_shim_rff$D_OUT[1] ?
129'd0 :
mmio_axi4_adapter_rspData_77_BIT_128_78_CONCAT_ETC___d187 ;
assign mmio_axi4_adapter_rspData$EN =
CAN_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps ;
// register propDstData_0_rl
assign propDstData_0_rl$D_IN =
CAN_FIRE_RL_srcPropose ?
propDstData_0_lat_0$wget :
propDstData_0_rl ;
assign propDstData_0_rl$EN = 1'd1 ;
// register propDstData_1_0_rl
assign propDstData_1_0_rl$D_IN =
{ IF_propDstData_1_0_lat_0_whas__574_THEN_propDs_ETC___d1579,
IF_propDstData_1_0_lat_0_whas__574_THEN_propDs_ETC___d1584,
CAN_FIRE_RL_srcPropose_2 ?
propDstData_1_0_lat_0$wget[517] :
propDstData_1_0_rl[517],
CAN_FIRE_RL_srcPropose_2 ?
propDstData_1_0_lat_0$wget[516:1] :
propDstData_1_0_rl[516:1],
IF_propDstData_1_0_lat_0_whas__574_THEN_propDs_ETC___d1605 } ;
assign propDstData_1_0_rl$EN = 1'd1 ;
// register propDstData_1_1_rl
assign propDstData_1_1_rl$D_IN =
{ IF_propDstData_1_1_lat_0_whas__612_THEN_propDs_ETC___d1617,
IF_propDstData_1_1_lat_0_whas__612_THEN_propDs_ETC___d1622,
CAN_FIRE_RL_srcPropose_3 ?
propDstData_1_1_lat_0$wget[517] :
propDstData_1_1_rl[517],
CAN_FIRE_RL_srcPropose_3 ?
propDstData_1_1_lat_0$wget[516:1] :
propDstData_1_1_rl[516:1],
IF_propDstData_1_1_lat_0_whas__612_THEN_propDs_ETC___d1643 } ;
assign propDstData_1_1_rl$EN = 1'd1 ;
// register propDstData_1_rl
assign propDstData_1_rl$D_IN =
CAN_FIRE_RL_srcPropose_1 ?
propDstData_1_lat_0$wget :
propDstData_1_rl ;
assign propDstData_1_rl$EN = 1'd1 ;
// register propDstIdx_0_rl
assign propDstIdx_0_rl$D_IN =
!NOT_enqDst_0_rl_454_BIT_73_455_460_AND_SEL_ARR_ETC___d1548 &&
IF_propDstIdx_0_lat_0_whas__422_THEN_propDstId_ETC___d1425 ;
assign propDstIdx_0_rl$EN = 1'd1 ;
// register propDstIdx_1_0_rl
assign propDstIdx_1_0_rl$D_IN =
!NOT_enqDst_1_0_rl_653_BIT_584_654_659_AND_SEL__ETC___d1849 &&
IF_propDstIdx_1_0_lat_0_whas__559_THEN_propDst_ETC___d1562 ;
assign propDstIdx_1_0_rl$EN = 1'd1 ;
// register propDstIdx_1_1_rl
assign propDstIdx_1_1_rl$D_IN =
!propDstIdx_1_1_lat_1$whas &&
IF_propDstIdx_1_1_lat_0_whas__566_THEN_propDst_ETC___d1569 ;
assign propDstIdx_1_1_rl$EN = 1'd1 ;
// register propDstIdx_1_rl
assign propDstIdx_1_rl$D_IN =
!propDstIdx_1_lat_1$whas &&
IF_propDstIdx_1_lat_0_whas__429_THEN_propDstId_ETC___d1432 ;
assign propDstIdx_1_rl$EN = 1'd1 ;
// register srcRR_0
assign srcRR_0$D_IN = srcRR_0 + 1'd1 ;
assign srcRR_0$EN = enqDst_0_lat_0$whas ;
// register srcRR_1_0
assign srcRR_1_0$D_IN = srcRR_1_0 + 1'd1 ;
assign srcRR_1_0$EN = enqDst_1_0_lat_0$whas ;
// submodule core_0
assign core_0$coreReq_perfReq_loc = 4'h0 ;
assign core_0$coreReq_perfReq_t = 5'h0 ;
assign core_0$coreReq_start_fromHostAddr = start_fromhostAddr ;
assign core_0$coreReq_start_running = start_running ;
assign core_0$coreReq_start_startpc = start_startpc ;
assign core_0$coreReq_start_toHostAddr = start_tohostAddr ;
assign core_0$dCacheToParent_fromP_enq_x =
WILL_FIRE_RL_sendPRq ?
MUX_core_0$dCacheToParent_fromP_enq_1__VAL_1 :
MUX_core_0$dCacheToParent_fromP_enq_1__VAL_2 ;
assign core_0$hart0_csr_mem_server_request_put =
hart0_csr_mem_server_request_put ;
assign core_0$hart0_fpr_mem_server_request_put =
hart0_fpr_mem_server_request_put ;
assign core_0$hart0_gpr_mem_server_request_put =
hart0_gpr_mem_server_request_put ;
assign core_0$hart0_run_halt_server_request_put =
hart0_run_halt_server_request_put ;
assign core_0$iCacheToParent_fromP_enq_x =
WILL_FIRE_RL_sendPRq_1 ?
MUX_core_0$dCacheToParent_fromP_enq_1__VAL_1 :
MUX_core_0$dCacheToParent_fromP_enq_1__VAL_2 ;
always@(MUX_core_0$mmioToPlatform_pRq_enq_1__SEL_1 or
MUX_core_0$mmioToPlatform_pRq_enq_1__VAL_1 or
MUX_core_0$mmioToPlatform_pRq_enq_1__SEL_2 or
MUX_core_0$mmioToPlatform_pRq_enq_1__VAL_2 or
MUX_core_0$mmioToPlatform_pRq_enq_1__SEL_3 or
MUX_core_0$mmioToPlatform_pRq_enq_1__VAL_3 or
MUX_core_0$mmioToPlatform_pRq_enq_1__SEL_4 or
MUX_core_0$mmioToPlatform_pRq_enq_1__VAL_4)
begin
case (1'b1) // synopsys parallel_case
MUX_core_0$mmioToPlatform_pRq_enq_1__SEL_1:
core_0$mmioToPlatform_pRq_enq_x =
MUX_core_0$mmioToPlatform_pRq_enq_1__VAL_1;
MUX_core_0$mmioToPlatform_pRq_enq_1__SEL_2:
core_0$mmioToPlatform_pRq_enq_x =
MUX_core_0$mmioToPlatform_pRq_enq_1__VAL_2;
MUX_core_0$mmioToPlatform_pRq_enq_1__SEL_3:
core_0$mmioToPlatform_pRq_enq_x =
MUX_core_0$mmioToPlatform_pRq_enq_1__VAL_3;
MUX_core_0$mmioToPlatform_pRq_enq_1__SEL_4:
core_0$mmioToPlatform_pRq_enq_x =
MUX_core_0$mmioToPlatform_pRq_enq_1__VAL_4;
default: core_0$mmioToPlatform_pRq_enq_x =
39'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
endcase
end
always@(MUX_core_0$mmioToPlatform_pRs_enq_1__SEL_1 or
MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_1 or
MUX_core_0$mmioToPlatform_pRs_enq_1__SEL_2 or
MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_2 or
MUX_core_0$mmioToPlatform_pRs_enq_1__SEL_3 or
MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_3 or
MUX_core_0$mmioToPlatform_pRs_enq_1__SEL_4 or
MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_4 or
MUX_core_0$mmioToPlatform_pRs_enq_1__SEL_5 or
MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_5 or
MUX_core_0$mmioToPlatform_pRs_enq_1__SEL_6 or
MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_6 or
WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_rsp or
MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_7 or
WILL_FIRE_RL_mmioPlatform_waitMSIPDone or
MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_8 or
WILL_FIRE_RL_mmioPlatform_processToHost or
MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_9 or
WILL_FIRE_RL_mmioPlatform_processFromHost or
MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_10)
begin
case (1'b1) // synopsys parallel_case
MUX_core_0$mmioToPlatform_pRs_enq_1__SEL_1:
core_0$mmioToPlatform_pRs_enq_x =
MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_1;
MUX_core_0$mmioToPlatform_pRs_enq_1__SEL_2:
core_0$mmioToPlatform_pRs_enq_x =
MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_2;
MUX_core_0$mmioToPlatform_pRs_enq_1__SEL_3:
core_0$mmioToPlatform_pRs_enq_x =
MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_3;
MUX_core_0$mmioToPlatform_pRs_enq_1__SEL_4:
core_0$mmioToPlatform_pRs_enq_x =
MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_4;
MUX_core_0$mmioToPlatform_pRs_enq_1__SEL_5:
core_0$mmioToPlatform_pRs_enq_x =
MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_5;
MUX_core_0$mmioToPlatform_pRs_enq_1__SEL_6:
core_0$mmioToPlatform_pRs_enq_x =
MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_6;
WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_rsp:
core_0$mmioToPlatform_pRs_enq_x =
MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_7;
WILL_FIRE_RL_mmioPlatform_waitMSIPDone:
core_0$mmioToPlatform_pRs_enq_x =
MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_8;
WILL_FIRE_RL_mmioPlatform_processToHost:
core_0$mmioToPlatform_pRs_enq_x =
MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_9;
WILL_FIRE_RL_mmioPlatform_processFromHost:
core_0$mmioToPlatform_pRs_enq_x =
MUX_core_0$mmioToPlatform_pRs_enq_1__VAL_10;
default: core_0$mmioToPlatform_pRs_enq_x =
131'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
endcase
end
assign core_0$mmioToPlatform_setTime_t = mmioPlatform_mtime ;
assign core_0$recvDoStats_x = core_0$sendDoStats ;
assign core_0$setMEIP_v = m_external_interrupt_req_set_not_clear ;
assign core_0$setSEIP_v = s_external_interrupt_req_set_not_clear ;
assign core_0$tlbToMem_respLd_enq_x =
{ ld_data__h188893, llc$dma_respLd_first[3] } ;
assign core_0$EN_coreReq_start = EN_start ;
assign core_0$EN_coreReq_perfReq = 1'b0 ;
assign core_0$EN_coreIndInv_perfResp = 1'b0 ;
assign core_0$EN_coreIndInv_terminate = core_0$RDY_coreIndInv_terminate ;
assign core_0$EN_dCacheToParent_rsToP_deq = CAN_FIRE_RL_srcPropose_2 ;
assign core_0$EN_dCacheToParent_rqToP_deq = CAN_FIRE_RL_srcPropose ;
assign core_0$EN_dCacheToParent_fromP_enq =
WILL_FIRE_RL_sendPRq || WILL_FIRE_RL_sendPRs ;
assign core_0$EN_iCacheToParent_rsToP_deq = CAN_FIRE_RL_srcPropose_3 ;
assign core_0$EN_iCacheToParent_rqToP_deq = CAN_FIRE_RL_srcPropose_1 ;
assign core_0$EN_iCacheToParent_fromP_enq =
WILL_FIRE_RL_sendPRq_1 || WILL_FIRE_RL_sendPRs_1 ;
assign core_0$EN_tlbToMem_memReq_deq =
CAN_FIRE_RL_llc_mem_server_srcPropose ;
assign core_0$EN_tlbToMem_respLd_enq =
CAN_FIRE_RL_llc_mem_server_sendLdRespToTlb ;
assign core_0$EN_mmioToPlatform_cRq_deq =
MUX_mmioPlatform_fetchingWay$write_1__SEL_1 ;
assign core_0$EN_mmioToPlatform_pRs_enq =
WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_amo_rsp &&
!mmioPlatform_amoWaitWriteResp ||
WILL_FIRE_RL_mmioPlatform_processMSIP &&
mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_0_06_ETC___d831 ||
WILL_FIRE_RL_mmioPlatform_processMTimeCmp &&
mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_0_06_ETC___d976 ||
WILL_FIRE_RL_mmioPlatform_processMTime &&
mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_0_06_ETC___d1051 ||
WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp &&
(!mmioPlatform_fetchingWay_372_ULT_mmioPlatform__ETC___d1381 ||
!mmio_axi4_adapter_f_rsps_to_core$D_OUT[129]) ||
WILL_FIRE_RL_mmioPlatform_waitMTimeDone ||
WILL_FIRE_RL_mmioPlatform_waitMTimeCmpDone ||
WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_rsp ||
WILL_FIRE_RL_mmioPlatform_waitMSIPDone ||
WILL_FIRE_RL_mmioPlatform_processToHost ||
WILL_FIRE_RL_mmioPlatform_processFromHost ;
assign core_0$EN_mmioToPlatform_pRq_enq =
WILL_FIRE_RL_mmioPlatform_selectReq && !mmioPlatform_mtip_0 &&
mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502 ||
WILL_FIRE_RL_mmioPlatform_processMSIP &&
mmioPlatform_reqFunc[5:4] != 2'd0 &&
!mmioPlatform_reqBE[4] &&
mmioPlatform_reqBE[0] ||
WILL_FIRE_RL_mmioPlatform_processMTimeCmp &&
NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d991 ||
WILL_FIRE_RL_mmioPlatform_processMTime &&
NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d1063 ;
assign core_0$EN_mmioToPlatform_cRs_deq =
(WILL_FIRE_RL_mmioPlatform_waitMTimeDone ||
WILL_FIRE_RL_mmioPlatform_waitTimerInterruptDone) &&
mmioPlatform_waitMTIPCRs ||
WILL_FIRE_RL_mmioPlatform_waitMSIPDone &&
(mmioPlatform_waitLowerMSIPCRs ||
mmioPlatform_waitUpperMSIPCRs) ||
WILL_FIRE_RL_mmioPlatform_waitMTimeCmpDone ;
assign core_0$EN_mmioToPlatform_setTime =
CAN_FIRE_RL_mmioPlatform_propagateTime ;
assign core_0$EN_sendDoStats = core_0$RDY_sendDoStats ;
assign core_0$EN_recvDoStats = core_0$RDY_sendDoStats ;
assign core_0$EN_deadlock_dCacheCRqStuck_get =
core_0$RDY_deadlock_dCacheCRqStuck_get ;
assign core_0$EN_deadlock_dCachePRqStuck_get =
core_0$RDY_deadlock_dCachePRqStuck_get ;
assign core_0$EN_deadlock_iCacheCRqStuck_get =
core_0$RDY_deadlock_iCacheCRqStuck_get ;
assign core_0$EN_deadlock_iCachePRqStuck_get =
core_0$RDY_deadlock_iCachePRqStuck_get ;
assign core_0$EN_deadlock_renameInstStuck_get =
core_0$RDY_deadlock_renameInstStuck_get ;
assign core_0$EN_deadlock_renameCorrectPathStuck_get =
core_0$RDY_deadlock_renameCorrectPathStuck_get ;
assign core_0$EN_deadlock_commitInstStuck_get =
core_0$RDY_deadlock_commitInstStuck_get ;
assign core_0$EN_deadlock_commitUserInstStuck_get =
core_0$RDY_deadlock_commitUserInstStuck_get ;
assign core_0$EN_deadlock_checkStarted_get =
core_0$RDY_deadlock_checkStarted_get ;
assign core_0$EN_renameDebug_renameErr_get =
core_0$RDY_renameDebug_renameErr_get ;
assign core_0$EN_setMEIP = 1'd1 ;
assign core_0$EN_setSEIP = 1'd1 ;
assign core_0$EN_hart0_run_halt_server_request_put =
EN_hart0_run_halt_server_request_put ;
assign core_0$EN_hart0_run_halt_server_response_get =
EN_hart0_run_halt_server_response_get ;
assign core_0$EN_hart0_gpr_mem_server_request_put =
EN_hart0_gpr_mem_server_request_put ;
assign core_0$EN_hart0_gpr_mem_server_response_get =
EN_hart0_gpr_mem_server_response_get ;
assign core_0$EN_hart0_fpr_mem_server_request_put =
EN_hart0_fpr_mem_server_request_put ;
assign core_0$EN_hart0_fpr_mem_server_response_get =
EN_hart0_fpr_mem_server_response_get ;
assign core_0$EN_hart0_csr_mem_server_request_put =
EN_hart0_csr_mem_server_request_put ;
assign core_0$EN_hart0_csr_mem_server_response_get =
EN_hart0_csr_mem_server_response_get ;
// submodule llc
always@(MUX_llc$dma_memReq_enq_1__SEL_1 or
MUX_llc$dma_memReq_enq_1__VAL_1 or
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_reload_req_st or
MUX_llc$dma_memReq_enq_1__VAL_2 or
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_reload_req_ld or
MUX_llc$dma_memReq_enq_1__VAL_3 or
WILL_FIRE_RL_llc_mem_server_sendTlbReqToLLC or
MUX_llc$dma_memReq_enq_1__VAL_4)
begin
case (1'b1) // synopsys parallel_case
MUX_llc$dma_memReq_enq_1__SEL_1:
llc$dma_memReq_enq_x = MUX_llc$dma_memReq_enq_1__VAL_1;
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_reload_req_st:
llc$dma_memReq_enq_x = MUX_llc$dma_memReq_enq_1__VAL_2;
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_reload_req_ld:
llc$dma_memReq_enq_x = MUX_llc$dma_memReq_enq_1__VAL_3;
WILL_FIRE_RL_llc_mem_server_sendTlbReqToLLC:
llc$dma_memReq_enq_x = MUX_llc$dma_memReq_enq_1__VAL_4;
default: llc$dma_memReq_enq_x =
649'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
endcase
end
assign llc$perf_req_r = 4'h0 ;
assign llc$perf_setStatus_doStats = core_0$sendDoStats ;
assign llc$to_child_rqFromC_enq_x =
enqDst_0_lat_0$whas ?
enqDst_0_lat_0$wget[72:0] :
enqDst_0_rl[72:0] ;
assign llc$to_child_rsFromC_enq_x =
{ IF_enqDst_1_0_lat_0_whas__650_THEN_enqDst_1_0__ETC___d1665,
IF_enqDst_1_0_lat_0_whas__650_THEN_enqDst_1_0__ETC___d1670,
IF_enqDst_1_0_lat_0_whas__650_THEN_enqDst_1_0__ETC___d1675,
IF_enqDst_1_0_lat_0_whas__650_THEN_enqDst_1_0__ETC___d1685,
IF_enqDst_1_0_lat_0_whas__650_THEN_enqDst_1_0__ETC___d1691 } ;
assign llc$to_mem_rsFromM_enq_x =
{ IF_llc_axi4_adapter_rg_rd_rsp_beat_275_BIT_0_3_ETC___d2307,
llc_axi4_adapter_f_pending_reads$D_OUT[4:0] } ;
assign llc$EN_to_child_rsFromC_enq = CAN_FIRE_RL_doEnq_1 ;
assign llc$EN_to_child_rqFromC_enq = CAN_FIRE_RL_doEnq ;
assign llc$EN_to_child_toC_deq =
WILL_FIRE_RL_sendPRs_1 || WILL_FIRE_RL_sendPRq_1 ||
WILL_FIRE_RL_sendPRs ||
WILL_FIRE_RL_sendPRq ;
assign llc$EN_dma_memReq_enq =
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_ld_miss ||
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_st_miss ||
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_dirty_aged ||
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_reload_req_st ||
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_reload_req_ld ||
WILL_FIRE_RL_llc_mem_server_sendTlbReqToLLC ;
assign llc$EN_dma_respLd_deq =
WILL_FIRE_RL_llc_mem_server_sendLdRespToTlb ||
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_reload_finish ;
assign llc$EN_dma_respSt_deq =
WILL_FIRE_RL_llc_mem_server_sendStRespToTlb ||
WILL_FIRE_RL_llc_mem_server_rl_cacheline_cache_writeback_finish ;
assign llc$EN_to_mem_toM_deq =
WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_rg_wr_req_beat == 3'd7 ||
WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req ;
assign llc$EN_to_mem_rsFromM_enq =
WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] ;
assign llc$EN_cRqStuck_get = 1'b0 ;
assign llc$EN_perf_setStatus = core_0$RDY_sendDoStats ;
assign llc$EN_perf_req = 1'b0 ;
assign llc$EN_perf_resp = 1'b0 ;
// submodule llc_axi4_adapter_f_pending_reads
assign llc_axi4_adapter_f_pending_reads$D_IN = llc$to_mem_toM_first[68:0] ;
assign llc_axi4_adapter_f_pending_reads$ENQ =
CAN_FIRE_RL_llc_axi4_adapter_rl_handle_read_req ;
assign llc_axi4_adapter_f_pending_reads$DEQ =
WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] ;
assign llc_axi4_adapter_f_pending_reads$CLR = 1'b0 ;
// submodule llc_mem_server_f_dword_in_line
assign llc_mem_server_f_dword_in_line$D_IN = 3'h0 ;
assign llc_mem_server_f_dword_in_line$ENQ = 1'b0 ;
assign llc_mem_server_f_dword_in_line$DEQ = 1'b0 ;
assign llc_mem_server_f_dword_in_line$CLR = 1'b0 ;
// submodule llc_mem_server_tlbQ
assign llc_mem_server_tlbQ$D_IN =
llc_mem_server_propDstIdx_0_lat_1$whas ?
llc_mem_server_enqDst_0_lat_0$wget[64:0] :
llc_mem_server_enqDst_0_rl[64:0] ;
assign llc_mem_server_tlbQ$ENQ = CAN_FIRE_RL_llc_mem_server_doEnq ;
assign llc_mem_server_tlbQ$DEQ =
WILL_FIRE_RL_llc_mem_server_sendTlbReqToLLC ;
assign llc_mem_server_tlbQ$CLR = 1'b0 ;
// submodule mmio_axi4_adapter_f_reqs_from_core
always@(MUX_mmioPlatform_amoWaitWriteResp$write_1__SEL_1 or
MUX_mmio_axi4_adapter_f_reqs_from_core$enq_1__VAL_1 or
WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req or
MUX_mmio_axi4_adapter_f_reqs_from_core$enq_1__VAL_2 or
WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req or
MUX_mmio_axi4_adapter_f_reqs_from_core$enq_1__VAL_3 or
WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req or
MUX_mmio_axi4_adapter_f_reqs_from_core$enq_1__VAL_4)
begin
case (1'b1) // synopsys parallel_case
MUX_mmioPlatform_amoWaitWriteResp$write_1__SEL_1:
mmio_axi4_adapter_f_reqs_from_core$D_IN =
MUX_mmio_axi4_adapter_f_reqs_from_core$enq_1__VAL_1;
WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req:
mmio_axi4_adapter_f_reqs_from_core$D_IN =
MUX_mmio_axi4_adapter_f_reqs_from_core$enq_1__VAL_2;
WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req:
mmio_axi4_adapter_f_reqs_from_core$D_IN =
MUX_mmio_axi4_adapter_f_reqs_from_core$enq_1__VAL_3;
WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req:
mmio_axi4_adapter_f_reqs_from_core$D_IN =
MUX_mmio_axi4_adapter_f_reqs_from_core$enq_1__VAL_4;
default: mmio_axi4_adapter_f_reqs_from_core$D_IN =
215'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
endcase
end
assign mmio_axi4_adapter_f_reqs_from_core$ENQ =
WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_amo_rsp &&
!mmioPlatform_amoWaitWriteResp &&
mmio_axi4_adapter_f_rsps_to_core$D_OUT[129] ||
WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req ||
WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req ||
WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req ;
assign mmio_axi4_adapter_f_reqs_from_core$DEQ =
_dand1mmio_axi4_adapter_f_reqs_from_core$EN_deq ||
WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St ||
WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req ;
assign mmio_axi4_adapter_f_reqs_from_core$CLR = 1'b0 ;
// submodule mmio_axi4_adapter_f_rsps_to_core
always@(MUX_mmio_axi4_adapter_f_rsps_to_core$enq_1__SEL_1 or
MUX_mmio_axi4_adapter_f_rsps_to_core$enq_1__VAL_1 or
MUX_mmio_axi4_adapter_f_rsps_to_core$enq_1__SEL_2 or
MUX_mmio_axi4_adapter_f_rsps_to_core$enq_1__VAL_2 or
WILL_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp or
MUX_mmio_axi4_adapter_f_rsps_to_core$enq_1__VAL_3)
begin
case (1'b1) // synopsys parallel_case
MUX_mmio_axi4_adapter_f_rsps_to_core$enq_1__SEL_1:
mmio_axi4_adapter_f_rsps_to_core$D_IN =
MUX_mmio_axi4_adapter_f_rsps_to_core$enq_1__VAL_1;
MUX_mmio_axi4_adapter_f_rsps_to_core$enq_1__SEL_2:
mmio_axi4_adapter_f_rsps_to_core$D_IN =
MUX_mmio_axi4_adapter_f_rsps_to_core$enq_1__VAL_2;
WILL_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp:
mmio_axi4_adapter_f_rsps_to_core$D_IN =
MUX_mmio_axi4_adapter_f_rsps_to_core$enq_1__VAL_3;
default: mmio_axi4_adapter_f_rsps_to_core$D_IN =
130'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
endcase
end
assign mmio_axi4_adapter_f_rsps_to_core$ENQ =
(WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req ||
WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req) &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr ||
WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_master_shim_rff$D_OUT[1] ||
WILL_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp ;
assign mmio_axi4_adapter_f_rsps_to_core$DEQ =
WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp ||
WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_amo_rsp ||
WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_rsp ;
assign mmio_axi4_adapter_f_rsps_to_core$CLR = 1'b0 ;
// submodule mmio_axi4_adapter_master_shim_arff
assign mmio_axi4_adapter_master_shim_arff$D_IN =
{ 4'd0,
mmio_axi4_adapter_f_reqs_from_core$D_OUT[214:151],
mem_req_rd_addr_arlen__h5420,
21'd851968 } ;
assign mmio_axi4_adapter_master_shim_arff$ENQ =
WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr ;
assign mmio_axi4_adapter_master_shim_arff$DEQ = EN_master1_ar_drop ;
assign mmio_axi4_adapter_master_shim_arff$CLR = 1'b0 ;
// submodule mmio_axi4_adapter_master_shim_awff
assign mmio_axi4_adapter_master_shim_awff$D_IN =
{ 4'd0,
mmio_axi4_adapter_f_reqs_from_core$D_OUT[214:151],
mem_req_rd_addr_arlen__h5420,
_theResult_____1_awsize_val__h17126,
18'd65536 } ;
assign mmio_axi4_adapter_master_shim_awff$ENQ =
WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map_m_is_IO_addr_mmio_ax_ETC___d221 ;
assign mmio_axi4_adapter_master_shim_awff$DEQ = EN_master1_aw_drop ;
assign mmio_axi4_adapter_master_shim_awff$CLR = 1'b0 ;
// submodule mmio_axi4_adapter_master_shim_bff
assign mmio_axi4_adapter_master_shim_bff$D_IN = master1_b_put_val ;
assign mmio_axi4_adapter_master_shim_bff$ENQ = EN_master1_b_put ;
assign mmio_axi4_adapter_master_shim_bff$DEQ =
WILL_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp ;
assign mmio_axi4_adapter_master_shim_bff$CLR = 1'b0 ;
// submodule mmio_axi4_adapter_master_shim_rff
assign mmio_axi4_adapter_master_shim_rff$D_IN = master1_r_put_val ;
assign mmio_axi4_adapter_master_shim_rff$ENQ = EN_master1_r_put ;
assign mmio_axi4_adapter_master_shim_rff$DEQ =
CAN_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps ;
assign mmio_axi4_adapter_master_shim_rff$CLR = 1'b0 ;
// submodule mmio_axi4_adapter_master_shim_wff
assign mmio_axi4_adapter_master_shim_wff$D_IN =
{ wflit_wdata__h17697,
wflit_wstrb__h17698,
whichHalf___1__h15065 ||
mmio_axi4_adapter_f_reqs_from_core$D_OUT[144:137] == 8'd0 ||
mmio_axi4_adapter_rg_wr_req_beat,
1'd0 } ;
assign mmio_axi4_adapter_master_shim_wff$ENQ =
WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr ;
assign mmio_axi4_adapter_master_shim_wff$DEQ = EN_master1_w_drop ;
assign mmio_axi4_adapter_master_shim_wff$CLR = 1'b0 ;
// submodule mmio_axi4_adapter_soc_map
assign mmio_axi4_adapter_soc_map$m_is_IO_addr_addr =
mmio_axi4_adapter_f_reqs_from_core$D_OUT[214:151] ;
assign mmio_axi4_adapter_soc_map$m_is_IO_addr_imem_not_dmem = 1'd0 ;
assign mmio_axi4_adapter_soc_map$m_is_mem_addr_addr = 64'h0 ;
assign mmio_axi4_adapter_soc_map$m_is_near_mem_IO_addr_addr = 64'h0 ;
// remaining internal signals
module_amoExec instance_amoExec_1(.amoExec_amo_inst(mmioPlatform_reqFunc_04_BITS_3_TO_0_44_CONCAT__ETC___d912),
.amoExec_wordIdx({ 1'd0,
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[4] &&
!IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[0] }),
.amoExec_current({ 65'd0,
value__h61558 }),
.amoExec_inpt({ 65'd0,
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920 }),
.amoExec(amoExec___d922));
module_amoExec instance_amoExec_0(.amoExec_amo_inst(mmioPlatform_reqFunc_04_BITS_3_TO_0_44_CONCAT__ETC___d912),
.amoExec_wordIdx({ 1'd0,
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[4] &&
!IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[0] }),
.amoExec_current({ 65'd0,
mmioPlatform_mtime__h59851 }),
.amoExec_inpt({ 65'd0,
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920 }),
.amoExec(amoExec___d1008));
module_amoExec instance_amoExec_3(.amoExec_amo_inst(mmioPlatform_reqFunc_04_BITS_3_TO_0_44_CONCAT__ETC___d912),
.amoExec_wordIdx({ 1'd0,
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[4] &&
!IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[0] }),
.amoExec_current(129'd0),
.amoExec_inpt({ 65'd0,
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920 }),
.amoExec(amoExec___d1078));
module_amoExec instance_amoExec_2(.amoExec_amo_inst(mmioPlatform_reqFunc_04_BITS_3_TO_0_44_CONCAT__ETC___d912),
.amoExec_wordIdx({ 1'd0,
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[4] &&
!IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[0] }),
.amoExec_current({ 65'd0, x__h79413 }),
.amoExec_inpt({ 65'd0,
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920 }),
.amoExec(amoExec___d1134));
module_amoExec instance_amoExec_4(.amoExec_amo_inst({ mmioPlatform_reqAmofunc__h88555,
((mmioPlatform_reqBE[0] ?
5'd1 :
5'd0) +
(mmioPlatform_reqBE[1] ?
5'd1 :
5'd0) +
(mmioPlatform_reqBE[2] ?
5'd1 :
5'd0) +
(mmioPlatform_reqBE[3] ?
5'd1 :
5'd0) +
(mmioPlatform_reqBE[4] ?
5'd1 :
5'd0) +
(mmioPlatform_reqBE[5] ?
5'd1 :
5'd0) +
(mmioPlatform_reqBE[6] ?
5'd1 :
5'd0) +
(mmioPlatform_reqBE[7] ?
5'd1 :
5'd0) +
(mmioPlatform_reqBE[8] ?
5'd1 :
5'd0) +
(mmioPlatform_reqBE[9] ?
5'd1 :
5'd0) +
(mmioPlatform_reqBE[10] ?
5'd1 :
5'd0) +
(mmioPlatform_reqBE[11] ?
5'd1 :
5'd0) +
(mmioPlatform_reqBE[12] ?
5'd1 :
5'd0) +
(mmioPlatform_reqBE[13] ?
5'd1 :
5'd0) +
(mmioPlatform_reqBE[14] ?
5'd1 :
5'd0) +
(mmioPlatform_reqBE[15] ?
5'd1 :
5'd0) <=
5'd4) ?
2'd2 :
2'd1,
2'd0 }),
.amoExec_wordIdx(mmioPlatform_curReq[3:2]),
.amoExec_current(mmio_axi4_adapter_f_rsps_to_core$D_OUT[128:0]),
.amoExec_inpt(mmioPlatform_reqData),
.amoExec(amoExec___d1363));
assign IF_IF_NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4__ETC___d964 =
(IF_NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05__ETC___d959 &&
!mmioPlatform_mtip_0 ||
!IF_NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05__ETC___d959 &&
mmioPlatform_mtip_0) ?
core_0$RDY_mmioToPlatform_pRq_enq :
core_0$RDY_mmioToPlatform_pRs_enq ;
assign IF_IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ__ETC___d1019 =
{ IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[7] ?
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920[63:56] :
mmioPlatform_mtime[63:56],
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[6] ?
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920[55:48] :
mmioPlatform_mtime[55:48],
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[5] ?
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920[47:40] :
mmioPlatform_mtime[47:40],
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[4] ?
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920[39:32] :
mmioPlatform_mtime[39:32] } ;
assign IF_IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ__ETC___d1024 =
{ IF_IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ__ETC___d1019,
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[3] ?
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920[31:24] :
mmioPlatform_mtime[31:24],
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[2] ?
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920[23:16] :
mmioPlatform_mtime[23:16] } ;
assign IF_IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ__ETC___d1145 =
{ IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[7] ?
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920[63:56] :
mmioPlatform_fromHostQ_data_0[63:56],
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[6] ?
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920[55:48] :
mmioPlatform_fromHostQ_data_0[55:48],
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[5] ?
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920[47:40] :
mmioPlatform_fromHostQ_data_0[47:40],
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[4] ?
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920[39:32] :
mmioPlatform_fromHostQ_data_0[39:32] } ;
assign IF_IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ__ETC___d1150 =
{ IF_IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ__ETC___d1145,
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[3] ?
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920[31:24] :
mmioPlatform_fromHostQ_data_0[31:24],
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[2] ?
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920[23:16] :
mmioPlatform_fromHostQ_data_0[23:16] } ;
assign IF_IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ__ETC___d940 =
{ IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[7] ?
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920[63:56] :
mmioPlatform_mtimecmp_0[63:56],
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[6] ?
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920[55:48] :
mmioPlatform_mtimecmp_0[55:48],
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[5] ?
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920[47:40] :
mmioPlatform_mtimecmp_0[47:40],
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[4] ?
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920[39:32] :
mmioPlatform_mtimecmp_0[39:32] } ;
assign IF_IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ__ETC___d949 =
{ IF_IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ__ETC___d940,
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[3] ?
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920[31:24] :
mmioPlatform_mtimecmp_0[31:24],
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[2] ?
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920[23:16] :
mmioPlatform_mtimecmp_0[23:16] } ;
assign IF_NOT_core_0_mmioToPlatform_cRq_first__23_BIT_ETC___d548 =
(!core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d530 &&
core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d532) ?
{ 3'd3,
64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ } :
((core_0$mmioToPlatform_cRq_first[214:154] == 61'd33560575) ?
{ 3'd4,
64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ } :
IF_core_0_mmioToPlatform_cRq_first__23_BITS_21_ETC___d546) ;
assign IF_NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05__ETC___d820 =
(mmioPlatform_reqFunc[5:4] != 2'd1 &&
mmioPlatform_reqFunc[5:4] != 2'd2) ?
(mmioPlatform_reqBE[0] ?
core_0$RDY_mmioToPlatform_pRq_enq :
core_0$RDY_mmioToPlatform_pRs_enq) :
!mmioPlatform_reqBE[0] || core_0$RDY_mmioToPlatform_pRq_enq ;
assign IF_NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05__ETC___d959 =
newData__h45239 <= mmioPlatform_mtime ;
assign IF_core_0_mmioToPlatform_cRq_first__23_BITS_21_ETC___d546 =
core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d538 ?
{ 3'd5,
64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ } :
(core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d541 ?
{ 3'd6,
64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ } :
{ 3'd7, core_0$mmioToPlatform_cRq_first[214:151] }) ;
assign IF_enqDst_0_lat_0_whas__451_THEN_enqDst_0_lat__ETC___d1456 =
enqDst_0_lat_0$whas ? enqDst_0_lat_0$wget[73] : enqDst_0_rl[73] ;
assign IF_enqDst_1_0_lat_0_whas__650_THEN_enqDst_1_0__ETC___d1655 =
enqDst_1_0_lat_0$whas ?
enqDst_1_0_lat_0$wget[584] :
enqDst_1_0_rl[584] ;
assign IF_enqDst_1_0_lat_0_whas__650_THEN_enqDst_1_0__ETC___d1665 =
enqDst_1_0_lat_0$whas ?
enqDst_1_0_lat_0$wget[583:520] :
enqDst_1_0_rl[583:520] ;
assign IF_enqDst_1_0_lat_0_whas__650_THEN_enqDst_1_0__ETC___d1670 =
enqDst_1_0_lat_0$whas ?
enqDst_1_0_lat_0$wget[519:518] :
enqDst_1_0_rl[519:518] ;
assign IF_enqDst_1_0_lat_0_whas__650_THEN_enqDst_1_0__ETC___d1675 =
enqDst_1_0_lat_0$whas ?
enqDst_1_0_lat_0$wget[517] :
enqDst_1_0_rl[517] ;
assign IF_enqDst_1_0_lat_0_whas__650_THEN_enqDst_1_0__ETC___d1685 =
enqDst_1_0_lat_0$whas ?
enqDst_1_0_lat_0$wget[516:1] :
enqDst_1_0_rl[516:1] ;
assign IF_enqDst_1_0_lat_0_whas__650_THEN_enqDst_1_0__ETC___d1691 =
enqDst_1_0_lat_0$whas ?
enqDst_1_0_lat_0$wget[0] :
enqDst_1_0_rl[0] ;
assign IF_enqDst_1_0_lat_1_whas__647_THEN_enqDst_1_0__ETC___d1693 =
{ CAN_FIRE_RL_doEnq_1 ?
enqDst_1_0_lat_1$wget[517] :
IF_enqDst_1_0_lat_0_whas__650_THEN_enqDst_1_0__ETC___d1675,
CAN_FIRE_RL_doEnq_1 ?
enqDst_1_0_lat_1$wget[516:1] :
IF_enqDst_1_0_lat_0_whas__650_THEN_enqDst_1_0__ETC___d1685,
x__h116730 } ;
assign IF_enqDst_1_0_lat_1_whas__647_THEN_enqDst_1_0__ETC___d1694 =
{ CAN_FIRE_RL_doEnq_1 ?
enqDst_1_0_lat_1$wget[583:520] :
IF_enqDst_1_0_lat_0_whas__650_THEN_enqDst_1_0__ETC___d1665,
CAN_FIRE_RL_doEnq_1 ?
enqDst_1_0_lat_1$wget[519:518] :
IF_enqDst_1_0_lat_0_whas__650_THEN_enqDst_1_0__ETC___d1670,
IF_enqDst_1_0_lat_1_whas__647_THEN_enqDst_1_0__ETC___d1693 } ;
assign IF_llc_axi4_adapter_rg_rd_rsp_beat_275_BIT_0_3_ETC___d2307 =
{ llc_axi4_adapter_rg_rd_rsp_beat[0] ?
llc_axi4_adapter_rg_cline[515:512] :
{ llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[0],
llc_axi4_adapter_rg_cline[515:513] },
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[67:4],
llc_axi4_adapter_rg_cline[511:64] } ;
assign IF_llc_mem_server_axi4_slave_xactor_shim_awff__ETC___d2036 =
{ (llc_mem_server_axi4_slave_xactor_shim_awff_rv$port1__read[34:32] ==
3'd7) ?
data__h141252 :
llc_mem_server_rg_cacheline_cache_data[511:448],
(llc_mem_server_axi4_slave_xactor_shim_awff_rv$port1__read[34:32] ==
3'd6) ?
data__h141252 :
llc_mem_server_rg_cacheline_cache_data[447:384],
(llc_mem_server_axi4_slave_xactor_shim_awff_rv$port1__read[34:32] ==
3'd5) ?
data__h141252 :
llc_mem_server_rg_cacheline_cache_data[383:320],
(llc_mem_server_axi4_slave_xactor_shim_awff_rv$port1__read[34:32] ==
3'd4) ?
data__h141252 :
llc_mem_server_rg_cacheline_cache_data[319:256],
(llc_mem_server_axi4_slave_xactor_shim_awff_rv$port1__read[34:32] ==
3'd3) ?
data__h141252 :
llc_mem_server_rg_cacheline_cache_data[255:192],
(llc_mem_server_axi4_slave_xactor_shim_awff_rv$port1__read[34:32] ==
3'd2) ?
data__h141252 :
llc_mem_server_rg_cacheline_cache_data[191:128] } ;
assign IF_llc_mem_server_enqDst_0_lat_0_whas__130_THE_ETC___d2135 =
llc_mem_server_propDstIdx_0_lat_1$whas ?
llc_mem_server_enqDst_0_lat_0$wget[65] :
llc_mem_server_enqDst_0_rl[65] ;
assign IF_llc_mem_server_propDstData_0_lat_0_whas__12_ETC___d2125 =
CAN_FIRE_RL_llc_mem_server_srcPropose ?
core_0$tlbToMem_memReq_first :
llc_mem_server_propDstData_0_rl ;
assign IF_llc_mem_server_propDstIdx_0_lat_0_whas__115_ETC___d2118 =
CAN_FIRE_RL_llc_mem_server_srcPropose ||
llc_mem_server_propDstIdx_0_rl ;
assign IF_mmioPlatform_fetchingWay_372_THEN_mmioPlatf_ETC___d1398 =
mmioPlatform_fetchingWay ?
mmioPlatform_fetchedInsts_0 :
SEL_ARR_mmio_axi4_adapter_f_rsps_to_core_first_ETC___d1393 ;
assign IF_mmioPlatform_fromHostQ_empty_82_OR_mmioPlat_ETC___d1164 =
(mmioPlatform_fromHostQ_empty || mmioPlatform_fromHostAddr[0]) ?
64'd0 :
mmioPlatform_fromHostQ_data_0 ;
assign IF_mmioPlatform_fromHostQ_empty_82_THEN_0_ELSE_ETC___d1162 =
mmioPlatform_fromHostQ_empty ?
64'd0 :
(mmioPlatform_fromHostAddr[0] ?
mmioPlatform_fromHostQ_data_0 :
64'd0) ;
assign IF_mmioPlatform_mtimecmp_0_01_ULE_IF_NOT_mmioP_ETC___d1040 =
((mmioPlatform_mtimecmp_0_01_ULE_IF_NOT_mmioPlat_ETC___d1031 &&
!mmioPlatform_mtip_0) ?
core_0$RDY_mmioToPlatform_pRq_enq :
mmioPlatform_mtimecmp_0_01_ULE_IF_NOT_mmioPlat_ETC___d1031 ||
!mmioPlatform_mtip_0 ||
core_0$RDY_mmioToPlatform_pRq_enq) &&
(mmioPlatform_mtimecmp_0_01_ULE_IF_NOT_mmioPlat_ETC___d1031 &&
!mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_IF_NOT_mmioPlat_ETC___d1031 &&
mmioPlatform_mtip_0 ||
core_0$RDY_mmioToPlatform_pRs_enq) ;
assign IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907 =
(mmioPlatform_reqBE[7:0] == 8'd0 &&
mmioPlatform_reqBE[15:8] == 8'd0) ?
8'd0 :
((mmioPlatform_reqBE[7:0] == 8'd0) ?
mmioPlatform_reqBE[15:8] :
mmioPlatform_reqBE[7:0]) ;
assign IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920 =
(mmioPlatform_reqBE[7:0] == 8'd0 &&
mmioPlatform_reqBE[15:8] == 8'd0) ?
64'd0 :
((mmioPlatform_reqBE[7:0] == 8'd0) ?
mmioPlatform_reqData[127:64] :
mmioPlatform_reqData[63:0]) ;
assign IF_mmioPlatform_reqBE_07_BIT_4_08_THEN_SEXT_mm_ETC___d1056 =
mmioPlatform_reqBE[4] ?
{ {32{mmioPlatform_mtime_BITS_63_TO_32__q7[31]}},
mmioPlatform_mtime_BITS_63_TO_32__q7 } :
{ {32{mmioPlatform_mtime_BITS_31_TO_0__q8[31]}},
mmioPlatform_mtime_BITS_31_TO_0__q8 } ;
assign IF_mmioPlatform_reqBE_07_BIT_4_08_THEN_SEXT_mm_ETC___d983 =
mmioPlatform_reqBE[4] ?
{ {32{mmioPlatform_mtimecmp_0_BITS_63_TO_32__q5[31]}},
mmioPlatform_mtimecmp_0_BITS_63_TO_32__q5 } :
{ {32{mmioPlatform_mtimecmp_0_BITS_31_TO_0__q6[31]}},
mmioPlatform_mtimecmp_0_BITS_31_TO_0__q6 } ;
assign IF_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_0_ETC___d1113 =
(mmioPlatform_reqFunc[5:4] == 2'd0) ?
{ 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
1'd0,
32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
1'd0,
32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ } :
{ IF_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_2_ETC___d1102,
1'd0,
IF_mmioPlatform_toHostQ_empty_16_THEN_0_ELSE_I_ETC___d1106,
IF_mmioPlatform_toHostQ_empty_16_OR_mmioPlatfo_ETC___d1108 } ;
assign IF_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_0_ETC___d1169 =
(mmioPlatform_reqFunc[5:4] == 2'd0) ?
{ 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
1'd0,
32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
1'd0,
32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ } :
{ IF_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_2_ETC___d1159,
1'd0,
IF_mmioPlatform_fromHostQ_empty_82_THEN_0_ELSE_ETC___d1162,
IF_mmioPlatform_fromHostQ_empty_82_OR_mmioPlat_ETC___d1164 } ;
assign IF_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_0_ETC___d821 =
(mmioPlatform_reqFunc[5:4] == 2'd0 || mmioPlatform_reqBE[4]) ?
core_0$RDY_mmioToPlatform_pRs_enq :
IF_NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05__ETC___d820 ;
assign IF_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_1_ETC___d1057 =
(mmioPlatform_reqFunc[5:4] == 2'd1 ||
mmioPlatform_reqBE[4] && mmioPlatform_reqBE[0]) ?
mmioPlatform_mtime :
IF_mmioPlatform_reqBE_07_BIT_4_08_THEN_SEXT_mm_ETC___d1056 ;
assign IF_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_1_ETC___d984 =
(mmioPlatform_reqFunc[5:4] == 2'd1 ||
mmioPlatform_reqBE[4] && mmioPlatform_reqBE[0]) ?
mmioPlatform_mtimecmp_0 :
IF_mmioPlatform_reqBE_07_BIT_4_08_THEN_SEXT_mm_ETC___d983 ;
assign IF_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_2_ETC___d1102 =
(mmioPlatform_reqFunc[5:4] == 2'd2) ?
mmioPlatform_toHostQ_empty :
mmioPlatform_reqFunc[5:4] == 2'd1 ;
assign IF_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_2_ETC___d1159 =
(mmioPlatform_reqFunc[5:4] == 2'd2) ?
(mmioPlatform_fromHostQ_empty ?
x__h73774 == 64'd0 :
x__h68559 == 64'd0) :
mmioPlatform_reqFunc[5:4] == 2'd1 ;
assign IF_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_2_ETC___d1180 =
(mmioPlatform_reqFunc[5:4] == 2'd2) ?
(mmioPlatform_fromHostQ_empty ?
x__h73774 != 64'd0 :
x__h68559 != 64'd0) :
mmioPlatform_reqFunc[5:4] != 2'd1 ;
assign IF_mmioPlatform_toHostQ_empty_16_OR_mmioPlatfo_ETC___d1108 =
(mmioPlatform_toHostQ_empty || mmioPlatform_toHostAddr[0]) ?
64'd0 :
mmioPlatform_toHostQ_data_0 ;
assign IF_mmioPlatform_toHostQ_empty_16_THEN_0_ELSE_I_ETC___d1106 =
mmioPlatform_toHostQ_empty ?
64'd0 :
(mmioPlatform_toHostAddr[0] ?
mmioPlatform_toHostQ_data_0 :
64'd0) ;
assign IF_mmioPlatform_toHostQ_enqReq_lat_1_whas__60__ETC___d369 =
mmioPlatform_toHostQ_enqReq_lat_0$whas ?
mmioPlatform_toHostQ_enqReq_lat_0$wget[64] :
mmioPlatform_toHostQ_enqReq_rl[64] ;
assign IF_mmioPlatform_waitLowerMSIPCRs_77_THEN_core__ETC___d885 =
mmioPlatform_waitLowerMSIPCRs ?
core_0$RDY_mmioToPlatform_cRs_first &&
core_0$RDY_mmioToPlatform_cRs_deq :
(!mmioPlatform_waitUpperMSIPCRs ||
core_0$RDY_mmioToPlatform_cRs_first) &&
(!mmioPlatform_waitUpperMSIPCRs ||
core_0$RDY_mmioToPlatform_cRs_deq) ;
assign IF_mmio_axi4_adapter_f_rsps_to_core_first__300_ETC___d1376 =
mmio_axi4_adapter_f_rsps_to_core$D_OUT[129] ?
mmioPlatform_fetchingWay <
(mmioPlatform_reqFunc[5:4] == 2'd0 &&
mmioPlatform_reqFunc[0]) ||
core_0$RDY_mmioToPlatform_pRs_enq :
core_0$RDY_mmioToPlatform_pRs_enq ;
assign IF_mmio_axi4_adapter_soc_map_m_is_IO_addr_mmio_ETC___d210 =
mmio_axi4_adapter_soc_map$m_is_IO_addr ?
mmio_axi4_adapter_master_shim_wff$FULL_N &&
NOT_mmio_axi4_adapter_f_reqs_from_core_first_B_ETC___d208 :
mmio_axi4_adapter_f_rsps_to_core$FULL_N ;
assign IF_propDstData_1_0_lat_0_whas__574_THEN_propDs_ETC___d1579 =
CAN_FIRE_RL_srcPropose_2 ?
propDstData_1_0_lat_0$wget[583:520] :
propDstData_1_0_rl[583:520] ;
assign IF_propDstData_1_0_lat_0_whas__574_THEN_propDs_ETC___d1584 =
CAN_FIRE_RL_srcPropose_2 ?
propDstData_1_0_lat_0$wget[519:518] :
propDstData_1_0_rl[519:518] ;
assign IF_propDstData_1_0_lat_0_whas__574_THEN_propDs_ETC___d1605 =
CAN_FIRE_RL_srcPropose_2 ?
propDstData_1_0_lat_0$wget[0] :
propDstData_1_0_rl[0] ;
assign IF_propDstData_1_1_lat_0_whas__612_THEN_propDs_ETC___d1617 =
CAN_FIRE_RL_srcPropose_3 ?
propDstData_1_1_lat_0$wget[583:520] :
propDstData_1_1_rl[583:520] ;
assign IF_propDstData_1_1_lat_0_whas__612_THEN_propDs_ETC___d1622 =
CAN_FIRE_RL_srcPropose_3 ?
propDstData_1_1_lat_0$wget[519:518] :
propDstData_1_1_rl[519:518] ;
assign IF_propDstData_1_1_lat_0_whas__612_THEN_propDs_ETC___d1643 =
CAN_FIRE_RL_srcPropose_3 ?
propDstData_1_1_lat_0$wget[0] :
propDstData_1_1_rl[0] ;
assign IF_propDstIdx_0_lat_0_whas__422_THEN_NOT_propD_ETC___d1488 =
!CAN_FIRE_RL_srcPropose && !propDstIdx_0_rl ;
assign IF_propDstIdx_0_lat_0_whas__422_THEN_propDstId_ETC___d1425 =
CAN_FIRE_RL_srcPropose || propDstIdx_0_rl ;
assign IF_propDstIdx_1_0_lat_0_whas__559_THEN_NOT_pro_ETC___d1725 =
!CAN_FIRE_RL_srcPropose_2 && !propDstIdx_1_0_rl ;
assign IF_propDstIdx_1_0_lat_0_whas__559_THEN_propDst_ETC___d1562 =
CAN_FIRE_RL_srcPropose_2 || propDstIdx_1_0_rl ;
assign IF_propDstIdx_1_1_lat_0_whas__566_THEN_propDst_ETC___d1569 =
CAN_FIRE_RL_srcPropose_3 || propDstIdx_1_1_rl ;
assign IF_propDstIdx_1_lat_0_whas__429_THEN_propDstId_ETC___d1432 =
CAN_FIRE_RL_srcPropose_1 || propDstIdx_1_rl ;
assign NOT_enqDst_0_rl_454_BIT_73_455_460_AND_SEL_ARR_ETC___d1548 =
!enqDst_0_rl[73] &&
SEL_ARR_IF_propDstIdx_0_lat_0_whas__422_THEN_p_ETC___d1490 &&
(SEL_ARR_IF_propDstIdx_0_lat_0_whas__422_THEN_p_ETC___d1486 ?
!srcRR_0 :
IF_propDstIdx_0_lat_0_whas__422_THEN_propDstId_ETC___d1425) ;
assign NOT_enqDst_0_rl_454_BIT_73_455_460_AND_SEL_ARR_ETC___d1553 =
!enqDst_0_rl[73] &&
SEL_ARR_IF_propDstIdx_0_lat_0_whas__422_THEN_p_ETC___d1490 &&
x__h101008 &&
!CAN_FIRE_RL_srcPropose_1 &&
!propDstIdx_1_rl ;
assign NOT_enqDst_1_0_rl_653_BIT_584_654_659_AND_SEL__ETC___d1849 =
!enqDst_1_0_rl[584] &&
SEL_ARR_IF_propDstIdx_1_0_lat_0_whas__559_THEN_ETC___d1727 &&
(SEL_ARR_IF_propDstIdx_1_0_lat_0_whas__559_THEN_ETC___d1723 ?
!srcRR_1_0 :
IF_propDstIdx_1_0_lat_0_whas__559_THEN_propDst_ETC___d1562) ;
assign NOT_enqDst_1_0_rl_653_BIT_584_654_659_AND_SEL__ETC___d1854 =
!enqDst_1_0_rl[584] &&
SEL_ARR_IF_propDstIdx_1_0_lat_0_whas__559_THEN_ETC___d1727 &&
x__h123294 &&
!CAN_FIRE_RL_srcPropose_3 &&
!propDstIdx_1_1_rl ;
assign NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261 =
llc_axi4_adapter_cfg_verbosity > 4'd1 ;
assign NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2341 =
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261 &&
(llc_axi4_adapter_rg_rd_rsp_beat[0] ?
!llc_axi4_adapter_rg_cline[515] :
!llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[0]) ;
assign NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2344 =
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261 &&
(llc_axi4_adapter_rg_rd_rsp_beat[0] ?
llc_axi4_adapter_rg_cline[515] :
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[0]) ;
assign NOT_llc_axi4_adapter_rg_wr_req_beat_363_EQ_0_3_ETC___d2377 =
(llc_axi4_adapter_rg_wr_req_beat != 3'd0 ||
llc_axi4_adapter_ctr_wr_rsps_pending_crg != 4'd15 &&
!llc_axi4_adapter_master_xactor_shim_awff_rv[98]) &&
(llc_axi4_adapter_rg_wr_req_beat != 3'd7 ||
llc$RDY_to_mem_toM_deq) ;
assign NOT_mmioPlatform_curReq_99_BITS_66_TO_64_00_EQ_ETC___d1203 =
mmioPlatform_curReq[66:64] != 3'd0 &&
mmioPlatform_curReq[66:64] != 3'd1 &&
mmioPlatform_curReq[66:64] != 3'd2 &&
mmioPlatform_curReq[66:64] != 3'd3 &&
mmioPlatform_curReq[66:64] != 3'd4 &&
mmioPlatform_curReq[66:64] != 3'd5 &&
mmioPlatform_curReq[66:64] != 3'd6 &&
mmioPlatform_state == 2'd2 &&
(mmioPlatform_reqFunc[5:4] == 2'd1 ||
mmioPlatform_reqFunc[5:4] == 2'd2) ;
assign NOT_mmioPlatform_curReq_99_BITS_66_TO_64_00_EQ_ETC___d1298 =
mmioPlatform_curReq[66:64] != 3'd0 &&
mmioPlatform_curReq[66:64] != 3'd1 &&
mmioPlatform_curReq[66:64] != 3'd2 &&
mmioPlatform_curReq[66:64] != 3'd3 &&
mmioPlatform_curReq[66:64] != 3'd4 &&
mmioPlatform_curReq[66:64] != 3'd5 &&
mmioPlatform_curReq[66:64] != 3'd6 &&
mmioPlatform_state == 2'd3 &&
(mmioPlatform_reqFunc[5:4] == 2'd1 ||
mmioPlatform_reqFunc[5:4] == 2'd2) ;
assign NOT_mmioPlatform_curReq_99_BITS_66_TO_64_00_EQ_ETC___d1309 =
mmioPlatform_curReq[66:64] != 3'd0 &&
mmioPlatform_curReq[66:64] != 3'd1 &&
mmioPlatform_curReq[66:64] != 3'd2 &&
mmioPlatform_curReq[66:64] != 3'd3 &&
mmioPlatform_curReq[66:64] != 3'd4 &&
mmioPlatform_curReq[66:64] != 3'd5 &&
mmioPlatform_curReq[66:64] != 3'd6 &&
mmioPlatform_state == 2'd2 &&
mmioPlatform_reqFunc[5:4] != 2'd0 &&
mmioPlatform_reqFunc[5:4] != 2'd1 &&
mmioPlatform_reqFunc[5:4] != 2'd2 ;
assign NOT_mmioPlatform_curReq_99_BITS_66_TO_64_00_EQ_ETC___d1319 =
mmioPlatform_curReq[66:64] != 3'd0 &&
mmioPlatform_curReq[66:64] != 3'd1 &&
mmioPlatform_curReq[66:64] != 3'd2 &&
mmioPlatform_curReq[66:64] != 3'd3 &&
mmioPlatform_curReq[66:64] != 3'd4 &&
mmioPlatform_curReq[66:64] != 3'd5 &&
mmioPlatform_curReq[66:64] != 3'd6 &&
mmioPlatform_state == 2'd3 &&
mmioPlatform_reqFunc[5:4] != 2'd0 &&
mmioPlatform_reqFunc[5:4] != 2'd1 &&
mmioPlatform_reqFunc[5:4] != 2'd2 ;
assign NOT_mmioPlatform_curReq_99_BITS_66_TO_64_00_EQ_ETC___d1367 =
mmioPlatform_curReq[66:64] != 3'd0 &&
mmioPlatform_curReq[66:64] != 3'd1 &&
mmioPlatform_curReq[66:64] != 3'd2 &&
mmioPlatform_curReq[66:64] != 3'd3 &&
mmioPlatform_curReq[66:64] != 3'd4 &&
mmioPlatform_curReq[66:64] != 3'd5 &&
mmioPlatform_curReq[66:64] != 3'd6 &&
mmioPlatform_state == 2'd2 &&
mmioPlatform_reqFunc[5:4] == 2'd0 ;
assign NOT_mmioPlatform_curReq_99_BITS_66_TO_64_00_EQ_ETC___d1379 =
mmioPlatform_curReq[66:64] != 3'd0 &&
mmioPlatform_curReq[66:64] != 3'd1 &&
mmioPlatform_curReq[66:64] != 3'd2 &&
mmioPlatform_curReq[66:64] != 3'd3 &&
mmioPlatform_curReq[66:64] != 3'd4 &&
mmioPlatform_curReq[66:64] != 3'd5 &&
mmioPlatform_curReq[66:64] != 3'd6 &&
mmioPlatform_state == 2'd3 &&
mmioPlatform_reqFunc[5:4] == 2'd0 ;
assign NOT_mmioPlatform_mtip_0_00_07_AND_mmioPlatform_ETC___d515 =
!mmioPlatform_mtip_0 &&
mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502 ||
!core_0$mmioToPlatform_cRq_notEmpty ||
core_0$RDY_mmioToPlatform_cRq_first &&
core_0$RDY_mmioToPlatform_cRq_deq ;
assign NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d1063 =
mmioPlatform_reqFunc[5:4] != 2'd0 &&
mmioPlatform_reqFunc[5:4] != 2'd1 &&
(mmioPlatform_mtimecmp_0_01_ULE_IF_NOT_mmioPlat_ETC___d1031 &&
!mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_IF_NOT_mmioPlat_ETC___d1031 &&
mmioPlatform_mtip_0) ;
assign NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d1067 =
mmioPlatform_reqFunc[5:4] != 2'd0 &&
mmioPlatform_reqFunc[5:4] != 2'd1 &&
(!mmioPlatform_mtimecmp_0_01_ULE_IF_NOT_mmioPlat_ETC___d1031 ||
mmioPlatform_mtip_0) &&
(mmioPlatform_mtimecmp_0_01_ULE_IF_NOT_mmioPlat_ETC___d1031 ||
!mmioPlatform_mtip_0) ;
assign NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d873 =
mmioPlatform_reqFunc[5:4] != 2'd0 && !mmioPlatform_reqBE[4] &&
(mmioPlatform_reqBE[0] || mmioPlatform_reqFunc[5:4] == 2'd1 ||
mmioPlatform_reqFunc[5:4] == 2'd2) ;
assign NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d991 =
mmioPlatform_reqFunc[5:4] != 2'd0 &&
mmioPlatform_reqFunc[5:4] != 2'd1 &&
(IF_NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05__ETC___d959 &&
!mmioPlatform_mtip_0 ||
!IF_NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05__ETC___d959 &&
mmioPlatform_mtip_0) ;
assign NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d995 =
mmioPlatform_reqFunc[5:4] != 2'd0 &&
mmioPlatform_reqFunc[5:4] != 2'd1 &&
(!IF_NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05__ETC___d959 ||
mmioPlatform_mtip_0) &&
(IF_NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05__ETC___d959 ||
!mmioPlatform_mtip_0) ;
assign NOT_mmio_axi4_adapter_f_reqs_from_core_first_B_ETC___d208 =
!whichHalf___1__h15065 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[144:137] != 8'd0 &&
mmio_axi4_adapter_rg_wr_req_beat ||
mmio_axi4_adapter_ctr_wr_rsps_pending_crg != 4'd15 &&
mmio_axi4_adapter_master_shim_awff$FULL_N ;
assign SEL_ARR_IF_propDstData_0_lat_0_whas__436_THEN__ETC___d1541 =
{ CASE_x01008_0_IF_CAN_FIRE_RL_srcPropose_THEN_p_ETC__q11,
x__h101208,
x__h101209 } ;
assign SEL_ARR_IF_propDstData_0_lat_0_whas__436_THEN__ETC___d1542 =
{ CASE_x01008_0_IF_CAN_FIRE_RL_srcPropose_THEN_p_ETC__q12,
CASE_x01008_0_IF_CAN_FIRE_RL_srcPropose_THEN_p_ETC__q13,
SEL_ARR_IF_propDstData_0_lat_0_whas__436_THEN__ETC___d1541 } ;
assign SEL_ARR_IF_propDstData_1_0_lat_0_whas__574_THE_ETC___d1761 =
{ CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q17,
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q18,
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q19 } ;
assign SEL_ARR_IF_propDstData_1_0_lat_0_whas__574_THE_ETC___d1786 =
{ CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q15,
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q16 } ;
assign SEL_ARR_IF_propDstData_1_0_lat_0_whas__574_THE_ETC___d1803 =
{ CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q20,
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q21 } ;
assign SEL_ARR_IF_propDstData_1_0_lat_0_whas__574_THE_ETC___d1820 =
{ SEL_ARR_IF_propDstData_1_0_lat_0_whas__574_THE_ETC___d1786,
SEL_ARR_IF_propDstData_1_0_lat_0_whas__574_THE_ETC___d1803,
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q22,
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q23 } ;
assign SEL_ARR_IF_propDstData_1_0_lat_0_whas__574_THE_ETC___d1837 =
{ CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q24,
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q25 } ;
assign SEL_ARR_IF_propDstData_1_0_lat_0_whas__574_THE_ETC___d1838 =
{ SEL_ARR_IF_propDstData_1_0_lat_0_whas__574_THE_ETC___d1761,
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q26,
SEL_ARR_IF_propDstData_1_0_lat_0_whas__574_THE_ETC___d1820,
SEL_ARR_IF_propDstData_1_0_lat_0_whas__574_THE_ETC___d1837 } ;
assign SEL_ARR_IF_propDstData_1_0_lat_0_whas__574_THE_ETC___d1843 =
{ CASE_x23294_0_IF_propDstData_1_0_lat_0_whas__5_ETC__q27,
!CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q28,
SEL_ARR_IF_propDstData_1_0_lat_0_whas__574_THE_ETC___d1838,
x__h128029 } ;
assign SEL_ARR_IF_propDstIdx_0_lat_0_whas__422_THEN_p_ETC___d1490 =
SEL_ARR_IF_propDstIdx_0_lat_0_whas__422_THEN_p_ETC___d1486 ||
(IF_propDstIdx_0_lat_0_whas__422_THEN_NOT_propD_ETC___d1488 ?
IF_propDstIdx_1_lat_0_whas__429_THEN_propDstId_ETC___d1432 :
IF_propDstIdx_0_lat_0_whas__422_THEN_propDstId_ETC___d1425) ;
assign SEL_ARR_IF_propDstIdx_1_0_lat_0_whas__559_THEN_ETC___d1727 =
SEL_ARR_IF_propDstIdx_1_0_lat_0_whas__559_THEN_ETC___d1723 ||
(IF_propDstIdx_1_0_lat_0_whas__559_THEN_NOT_pro_ETC___d1725 ?
IF_propDstIdx_1_1_lat_0_whas__566_THEN_propDst_ETC___d1569 :
IF_propDstIdx_1_0_lat_0_whas__559_THEN_propDst_ETC___d1562) ;
assign _dand1mmio_axi4_adapter_f_reqs_from_core$EN_deq =
WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
(whichHalf___1__h15065 ||
mmio_axi4_adapter_f_reqs_from_core$D_OUT[144:137] == 8'd0 ||
mmio_axi4_adapter_rg_wr_req_beat ||
!mmio_axi4_adapter_soc_map$m_is_IO_addr) ;
assign _theResult_____1_awsize_val__h17126 =
(x__h15153 + y__h15154 <= 5'd4) ? 3'b010 : 3'b011 ;
assign _theResult____h13501 =
(whichHalf___1__h15065 ||
mmio_axi4_adapter_f_reqs_from_core$D_OUT[144:137] == 8'd0) ?
whichHalf___1__h15065 :
mmio_axi4_adapter_rg_wr_req_beat ;
assign addr1__h90785 = { mmioPlatform_curReq[63:3], 3'b0 } ;
assign amo_req_data__h39134 =
(mmioPlatform_reqBE[3:0] == 4'd0 &&
mmioPlatform_reqBE[7:4] == 4'd0 &&
mmioPlatform_reqBE[11:8] == 4'd0 &&
mmioPlatform_reqBE[15:12] == 4'd0) ?
32'd0 :
((mmioPlatform_reqBE[3:0] == 4'd0 &&
mmioPlatform_reqBE[7:4] == 4'd0 &&
mmioPlatform_reqBE[11:8] == 4'd0) ?
mmioPlatform_reqData[127:96] :
((mmioPlatform_reqBE[3:0] == 4'd0 &&
mmioPlatform_reqBE[7:4] == 4'd0) ?
mmioPlatform_reqData[95:64] :
((mmioPlatform_reqBE[3:0] == 4'd0) ?
mmioPlatform_reqData[63:32] :
mmioPlatform_reqData[31:0]))) ;
assign b__h194013 =
llc_axi4_adapter_ctr_wr_rsps_pending_crg$EN_port0__write ?
llc_axi4_adapter_ctr_wr_rsps_pending_crg$port0__write_1 :
llc_axi4_adapter_ctr_wr_rsps_pending_crg ;
assign b__h2182 =
mmio_axi4_adapter_ctr_wr_rsps_pending_crg$EN_port0__write ?
mmio_axi4_adapter_ctr_wr_rsps_pending_crg$port0__write_1 :
mmio_axi4_adapter_ctr_wr_rsps_pending_crg ;
assign core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d525 =
core_0$mmioToPlatform_cRq_first[214:154] < 61'd33554432 ;
assign core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d527 =
core_0$mmioToPlatform_cRq_first[214:154] < 61'd33554433 ;
assign core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d530 =
core_0$mmioToPlatform_cRq_first[214:154] < 61'd33556480 ;
assign core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d532 =
core_0$mmioToPlatform_cRq_first[214:154] < 61'd33556481 ;
assign core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d538 =
core_0$mmioToPlatform_cRq_first[214:154] ==
mmioPlatform_toHostAddr ;
assign core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d541 =
core_0$mmioToPlatform_cRq_first[214:154] ==
mmioPlatform_fromHostAddr ;
assign core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d771 =
(core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d525 ||
!core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d527) &&
(core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d530 ||
!core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d532) &&
core_0$mmioToPlatform_cRq_first[214:154] == 61'd33560575 ;
assign core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d777 =
(core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d525 ||
!core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d527) &&
(core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d530 ||
!core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d532) &&
core_0$mmioToPlatform_cRq_first[214:154] != 61'd33560575 &&
core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d538 ;
assign core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d783 =
(core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d530 ||
!core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d532) &&
core_0$mmioToPlatform_cRq_first[214:154] != 61'd33560575 &&
!core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d538 &&
core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d541 ;
assign core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d790 =
(core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d530 ||
!core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d532) &&
core_0$mmioToPlatform_cRq_first[214:154] != 61'd33560575 &&
!core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d538 &&
!core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d541 ;
assign core_0_mmioToPlatform_cRq_notEmpty__09_AND_cor_ETC___d766 =
core_0$mmioToPlatform_cRq_notEmpty &&
(core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d525 ||
!core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d527) &&
!core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d530 &&
core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d532 ;
assign data__h141252 =
{ llc_mem_server_axi4_slave_xactor_shim_wff_rv$port1__read[9] ?
llc_mem_server_axi4_slave_xactor_shim_wff_rv$port1__read[73:66] :
SEL_ARR_llc_mem_server_rg_cacheline_cache_data_ETC___d1988[63:56],
llc_mem_server_axi4_slave_xactor_shim_wff_rv$port1__read[8] ?
llc_mem_server_axi4_slave_xactor_shim_wff_rv$port1__read[65:58] :
SEL_ARR_llc_mem_server_rg_cacheline_cache_data_ETC___d1988[55:48],
llc_mem_server_axi4_slave_xactor_shim_wff_rv$port1__read[7] ?
llc_mem_server_axi4_slave_xactor_shim_wff_rv$port1__read[57:50] :
SEL_ARR_llc_mem_server_rg_cacheline_cache_data_ETC___d1988[47:40],
llc_mem_server_axi4_slave_xactor_shim_wff_rv$port1__read[6] ?
llc_mem_server_axi4_slave_xactor_shim_wff_rv$port1__read[49:42] :
SEL_ARR_llc_mem_server_rg_cacheline_cache_data_ETC___d1988[39:32],
llc_mem_server_axi4_slave_xactor_shim_wff_rv$port1__read[5] ?
llc_mem_server_axi4_slave_xactor_shim_wff_rv$port1__read[41:34] :
SEL_ARR_llc_mem_server_rg_cacheline_cache_data_ETC___d1988[31:24],
llc_mem_server_axi4_slave_xactor_shim_wff_rv$port1__read[4] ?
llc_mem_server_axi4_slave_xactor_shim_wff_rv$port1__read[33:26] :
SEL_ARR_llc_mem_server_rg_cacheline_cache_data_ETC___d1988[23:16],
llc_mem_server_axi4_slave_xactor_shim_wff_rv$port1__read[3] ?
llc_mem_server_axi4_slave_xactor_shim_wff_rv$port1__read[25:18] :
SEL_ARR_llc_mem_server_rg_cacheline_cache_data_ETC___d1988[15:8],
llc_mem_server_axi4_slave_xactor_shim_wff_rv$port1__read[2] ?
llc_mem_server_axi4_slave_xactor_shim_wff_rv$port1__read[17:10] :
SEL_ARR_llc_mem_server_rg_cacheline_cache_data_ETC___d1988[7:0] } ;
assign failed_testnum__h226619 =
{ 1'd0, mmioPlatform_toHostQ_data_0[63:1] } ;
assign line_addr__h140685 =
{ llc_mem_server_axi4_slave_xactor_shim_awff_rv$port1__read[92:35],
6'b0 } ;
assign line_addr__h150796 =
{ llc_mem_server_axi4_slave_xactor_shim_arff_rv$port1__read[92:35],
6'b0 } ;
assign line_addr__h194213 = { llc$to_mem_toM_first[68:11], 6'h0 } ;
assign llc_axi4_adapter_master_xactor_shim_arff_rvpo_ETC__q34 =
llc_axi4_adapter_master_xactor_shim_arff_rv$port1__read[97:0] ;
assign llc_axi4_adapter_master_xactor_shim_awff_rvpo_ETC__q32 =
llc_axi4_adapter_master_xactor_shim_awff_rv$port1__read[97:0] ;
assign llc_axi4_adapter_master_xactor_shim_rff_rv_por_ETC___d2319 =
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261 &&
(llc_axi4_adapter_rg_rd_rsp_beat[0] ?
!llc_axi4_adapter_rg_cline[512] :
!llc_axi4_adapter_rg_cline[513]) ;
assign llc_axi4_adapter_master_xactor_shim_rff_rv_por_ETC___d2322 =
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261 &&
(llc_axi4_adapter_rg_rd_rsp_beat[0] ?
llc_axi4_adapter_rg_cline[512] :
llc_axi4_adapter_rg_cline[513]) ;
assign llc_axi4_adapter_master_xactor_shim_rff_rv_por_ETC___d2327 =
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261 &&
(llc_axi4_adapter_rg_rd_rsp_beat[0] ?
!llc_axi4_adapter_rg_cline[513] :
!llc_axi4_adapter_rg_cline[514]) ;
assign llc_axi4_adapter_master_xactor_shim_rff_rv_por_ETC___d2330 =
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261 &&
(llc_axi4_adapter_rg_rd_rsp_beat[0] ?
llc_axi4_adapter_rg_cline[513] :
llc_axi4_adapter_rg_cline[514]) ;
assign llc_axi4_adapter_master_xactor_shim_rff_rv_por_ETC___d2335 =
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261 &&
(llc_axi4_adapter_rg_rd_rsp_beat[0] ?
!llc_axi4_adapter_rg_cline[514] :
!llc_axi4_adapter_rg_cline[515]) ;
assign llc_axi4_adapter_master_xactor_shim_rff_rv_por_ETC___d2338 =
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261 &&
(llc_axi4_adapter_rg_rd_rsp_beat[0] ?
llc_axi4_adapter_rg_cline[514] :
llc_axi4_adapter_rg_cline[515]) ;
assign llc_axi4_adapter_master_xactor_shim_wff_rvpor_ETC__q33 =
llc_axi4_adapter_master_xactor_shim_wff_rv$port1__read[73:0] ;
assign llc_mem_server_axi4_slave_xactor_shim_arff_rv__ETC___d2054 =
line_addr__h150796 == llc_mem_server_rg_cacheline_cache_addr ;
assign llc_mem_server_axi4_slave_xactor_shim_awff_rv__ETC___d1953 =
line_addr__h140685 == llc_mem_server_rg_cacheline_cache_addr ;
assign llc_mem_server_axi4_slave_xactor_shim_bff_rvp_ETC__q30 =
llc_mem_server_axi4_slave_xactor_shim_bff_rv$port1__read[6:0] ;
assign llc_mem_server_axi4_slave_xactor_shim_rff_rvp_ETC__q31 =
llc_mem_server_axi4_slave_xactor_shim_rff_rv$port1__read[72:0] ;
assign lower_data__h44540 =
mmioPlatform_waitLowerMSIPCRs ? v__h44433 : 32'd0 ;
assign mem_req_rd_addr_arlen__h5420 =
(!whichHalf___1__h15065 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[144:137] != 8'd0) ?
8'd1 :
8'd0 ;
assign mmioPlatform_amoWaitWriteResp_313_OR_core_0_RD_ETC___d1316 =
mmioPlatform_amoWaitWriteResp ||
core_0$RDY_mmioToPlatform_pRs_enq &&
(!mmio_axi4_adapter_f_rsps_to_core$D_OUT[129] ||
mmio_axi4_adapter_f_reqs_from_core$FULL_N) ;
assign mmioPlatform_cycle_92_ULT_99___d493 = mmioPlatform_cycle < 7'd99 ;
assign mmioPlatform_fetchingWay_372_ULT_mmioPlatform__ETC___d1381 =
mmioPlatform_fetchingWay < mmioPlatform_reqFunc[0] ;
assign mmioPlatform_mtime_BITS_31_TO_0__q8 = mmioPlatform_mtime[31:0] ;
assign mmioPlatform_mtime_BITS_63_TO_32__q7 = mmioPlatform_mtime[63:32] ;
assign mmioPlatform_mtime__h59851 = mmioPlatform_mtime ;
assign mmioPlatform_mtimecmp_0_01_ULE_IF_NOT_mmioPlat_ETC___d1031 =
mmioPlatform_mtimecmp_0 <= newData__h53340 ;
assign mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502 =
mmioPlatform_mtimecmp_0 <= mmioPlatform_mtime ;
assign mmioPlatform_mtimecmp_0_BITS_31_TO_0__q6 =
mmioPlatform_mtimecmp_0[31:0] ;
assign mmioPlatform_mtimecmp_0_BITS_63_TO_32__q5 =
mmioPlatform_mtimecmp_0[63:32] ;
assign mmioPlatform_mtip_0_00_OR_NOT_mmioPlatform_mti_ETC___d586 =
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0$mmioToPlatform_cRq_first[150:149] != 2'd0 &&
core_0$mmioToPlatform_cRq_first[150:149] != 2'd1 &&
core_0$mmioToPlatform_cRq_first[150:149] != 2'd2 &&
core_0$mmioToPlatform_cRq_first[148:145] == 4'd0 ;
assign mmioPlatform_mtip_0_00_OR_NOT_mmioPlatform_mti_ETC___d592 =
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0$mmioToPlatform_cRq_first[150:149] != 2'd0 &&
core_0$mmioToPlatform_cRq_first[150:149] != 2'd1 &&
core_0$mmioToPlatform_cRq_first[150:149] != 2'd2 &&
core_0$mmioToPlatform_cRq_first[148:145] == 4'd1 ;
assign mmioPlatform_mtip_0_00_OR_NOT_mmioPlatform_mti_ETC___d598 =
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0$mmioToPlatform_cRq_first[150:149] != 2'd0 &&
core_0$mmioToPlatform_cRq_first[150:149] != 2'd1 &&
core_0$mmioToPlatform_cRq_first[150:149] != 2'd2 &&
core_0$mmioToPlatform_cRq_first[148:145] == 4'd2 ;
assign mmioPlatform_mtip_0_00_OR_NOT_mmioPlatform_mti_ETC___d604 =
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0$mmioToPlatform_cRq_first[150:149] != 2'd0 &&
core_0$mmioToPlatform_cRq_first[150:149] != 2'd1 &&
core_0$mmioToPlatform_cRq_first[150:149] != 2'd2 &&
core_0$mmioToPlatform_cRq_first[148:145] == 4'd3 ;
assign mmioPlatform_mtip_0_00_OR_NOT_mmioPlatform_mti_ETC___d610 =
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0$mmioToPlatform_cRq_first[150:149] != 2'd0 &&
core_0$mmioToPlatform_cRq_first[150:149] != 2'd1 &&
core_0$mmioToPlatform_cRq_first[150:149] != 2'd2 &&
core_0$mmioToPlatform_cRq_first[148:145] == 4'd4 ;
assign mmioPlatform_mtip_0_00_OR_NOT_mmioPlatform_mti_ETC___d616 =
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0$mmioToPlatform_cRq_first[150:149] != 2'd0 &&
core_0$mmioToPlatform_cRq_first[150:149] != 2'd1 &&
core_0$mmioToPlatform_cRq_first[150:149] != 2'd2 &&
core_0$mmioToPlatform_cRq_first[148:145] == 4'd5 ;
assign mmioPlatform_mtip_0_00_OR_NOT_mmioPlatform_mti_ETC___d622 =
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0$mmioToPlatform_cRq_first[150:149] != 2'd0 &&
core_0$mmioToPlatform_cRq_first[150:149] != 2'd1 &&
core_0$mmioToPlatform_cRq_first[150:149] != 2'd2 &&
core_0$mmioToPlatform_cRq_first[148:145] == 4'd6 ;
assign mmioPlatform_mtip_0_00_OR_NOT_mmioPlatform_mti_ETC___d628 =
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0$mmioToPlatform_cRq_first[150:149] != 2'd0 &&
core_0$mmioToPlatform_cRq_first[150:149] != 2'd1 &&
core_0$mmioToPlatform_cRq_first[150:149] != 2'd2 &&
core_0$mmioToPlatform_cRq_first[148:145] == 4'd7 ;
assign mmioPlatform_mtip_0_00_OR_NOT_mmioPlatform_mti_ETC___d634 =
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0$mmioToPlatform_cRq_first[150:149] != 2'd0 &&
core_0$mmioToPlatform_cRq_first[150:149] != 2'd1 &&
core_0$mmioToPlatform_cRq_first[150:149] != 2'd2 &&
core_0$mmioToPlatform_cRq_first[148:145] == 4'd8 ;
assign mmioPlatform_mtip_0_00_OR_NOT_mmioPlatform_mti_ETC___d656 =
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0$mmioToPlatform_cRq_first[150:149] != 2'd0 &&
core_0$mmioToPlatform_cRq_first[150:149] != 2'd1 &&
core_0$mmioToPlatform_cRq_first[150:149] != 2'd2 &&
core_0$mmioToPlatform_cRq_first[148:145] != 4'd0 &&
core_0$mmioToPlatform_cRq_first[148:145] != 4'd1 &&
core_0$mmioToPlatform_cRq_first[148:145] != 4'd2 &&
core_0$mmioToPlatform_cRq_first[148:145] != 4'd3 &&
core_0$mmioToPlatform_cRq_first[148:145] != 4'd4 &&
core_0$mmioToPlatform_cRq_first[148:145] != 4'd5 &&
core_0$mmioToPlatform_cRq_first[148:145] != 4'd6 &&
core_0$mmioToPlatform_cRq_first[148:145] != 4'd7 &&
core_0$mmioToPlatform_cRq_first[148:145] != 4'd8 ;
assign mmioPlatform_mtip_0_00_OR_NOT_mmioPlatform_mti_ETC___d762 =
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
!core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d525 &&
core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d527 ;
assign mmioPlatform_reqAmofunc__h88555 = mmioPlatform_reqAmofunc ;
assign mmioPlatform_reqFunc_04_BITS_3_TO_0_44_CONCAT__ETC___d912 =
{ mmioPlatform_reqFunc[3:0],
(IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[4] &&
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[0]) ?
2'd1 :
2'd2,
2'd0 } ;
assign mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_0_06_ETC___d1051 =
mmioPlatform_reqFunc[5:4] == 2'd0 ||
mmioPlatform_reqFunc[5:4] == 2'd1 ||
(!mmioPlatform_mtimecmp_0_01_ULE_IF_NOT_mmioPlat_ETC___d1031 ||
mmioPlatform_mtip_0) &&
(mmioPlatform_mtimecmp_0_01_ULE_IF_NOT_mmioPlat_ETC___d1031 ||
!mmioPlatform_mtip_0) ;
assign mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_0_06_ETC___d831 =
mmioPlatform_reqFunc[5:4] == 2'd0 || mmioPlatform_reqBE[4] ||
mmioPlatform_reqFunc[5:4] != 2'd1 &&
mmioPlatform_reqFunc[5:4] != 2'd2 &&
!mmioPlatform_reqBE[0] ;
assign mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_0_06_ETC___d976 =
mmioPlatform_reqFunc[5:4] == 2'd0 ||
mmioPlatform_reqFunc[5:4] == 2'd1 ||
(!IF_NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05__ETC___d959 ||
mmioPlatform_mtip_0) &&
(IF_NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05__ETC___d959 ||
!mmioPlatform_mtip_0) ;
assign mmio_axi4_adapter_f_reqs_from_core_first_BITS__ETC___d257 =
(whichHalf___1__h15065 ||
mmio_axi4_adapter_f_reqs_from_core$D_OUT[144:137] == 8'd0 ||
!mmio_axi4_adapter_rg_wr_req_beat) &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 ;
assign mmio_axi4_adapter_f_reqs_from_core_first_BITS__ETC___d261 =
(whichHalf___1__h15065 ||
mmio_axi4_adapter_f_reqs_from_core$D_OUT[144:137] == 8'd0 ||
!mmio_axi4_adapter_rg_wr_req_beat) &&
mmio_axi4_adapter_ctr_wr_rsps_pending_crg == 4'd15 ;
assign mmio_axi4_adapter_f_reqs_from_core_i_notEmpty__ETC___d8 =
mmio_axi4_adapter_f_reqs_from_core$EMPTY_N &&
(mmio_axi4_adapter_soc_map$m_is_IO_addr ?
mmio_axi4_adapter_master_shim_arff$FULL_N :
mmio_axi4_adapter_f_rsps_to_core$FULL_N) ;
assign mmio_axi4_adapter_f_rsps_to_core_first__300_BI_ETC___d1401 =
{ mmio_axi4_adapter_f_rsps_to_core$D_OUT[129] &&
mmioPlatform_fetchingWay,
SEL_ARR_mmio_axi4_adapter_f_rsps_to_core_first_ETC___d1393,
mmio_axi4_adapter_f_rsps_to_core$D_OUT[129] ||
mmioPlatform_fetchingWay,
mmio_axi4_adapter_f_rsps_to_core$D_OUT[129] ?
IF_mmioPlatform_fetchingWay_372_THEN_mmioPlatf_ETC___d1398 :
mmioPlatform_fetchedInsts_0 } ;
assign mmio_axi4_adapter_read_req_addr_79_BIT_3_80_PL_ETC___d181 =
mmio_axi4_adapter_read_req_addr[3] +
mmio_axi4_adapter_rg_rd_rsp_beat ;
assign mmio_axi4_adapter_rspData_77_BIT_128_78_CONCAT_ETC___d187 =
{ mmio_axi4_adapter_rspData[128],
mmio_axi4_adapter_read_req_addr_79_BIT_3_80_PL_ETC___d181 ?
{ mmio_axi4_adapter_master_shim_rff$D_OUT[67:4],
mmio_axi4_adapter_rspData[63:0] } :
{ mmio_axi4_adapter_rspData[127:64],
mmio_axi4_adapter_master_shim_rff$D_OUT[67:4] } } ;
assign mmio_axi4_adapter_soc_map_m_is_IO_addr_mmio_ax_ETC___d221 =
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
(whichHalf___1__h15065 ||
mmio_axi4_adapter_f_reqs_from_core$D_OUT[144:137] == 8'd0 ||
!mmio_axi4_adapter_rg_wr_req_beat) ;
assign newData__h45239 =
(mmioPlatform_reqFunc[5:4] != 2'd0 &&
mmioPlatform_reqFunc[5:4] != 2'd1 &&
mmioPlatform_reqFunc[5:4] != 2'd2) ?
amoExec___d922[63:0] :
x__h48552 ;
assign newData__h53340 =
(mmioPlatform_reqFunc[5:4] != 2'd0 &&
mmioPlatform_reqFunc[5:4] != 2'd1 &&
mmioPlatform_reqFunc[5:4] != 2'd2) ?
amoExec___d1008[63:0] :
x__h56630 ;
assign upper_data__h44541 =
mmioPlatform_waitLowerMSIPCRs ? 32'd0 : v__h44396 ;
assign v__h44396 = mmioPlatform_waitUpperMSIPCRs ? v__h44433 : 32'd0 ;
assign v__h44433 = { 31'd0, core_0$mmioToPlatform_cRs_first } ;
assign v_awaddr__h217782 = { llc$to_mem_toM_first[643:586], 6'h0 } ;
assign value__h61558 = mmioPlatform_mtimecmp_0 ;
assign whichHalf___1__h15065 =
mmio_axi4_adapter_f_reqs_from_core$D_OUT[136:129] == 8'd0 ;
assign x__h101008 =
SEL_ARR_IF_propDstIdx_0_lat_0_whas__422_THEN_p_ETC___d1486 ?
srcRR_0 :
IF_propDstIdx_0_lat_0_whas__422_THEN_NOT_propD_ETC___d1488 ;
assign x__h10408 = mmio_axi4_adapter_rg_rd_rsp_beat + 1'd1 ;
assign x__h116730 =
CAN_FIRE_RL_doEnq_1 ?
enqDst_1_0_lat_1$wget[0] :
IF_enqDst_1_0_lat_0_whas__650_THEN_enqDst_1_0__ETC___d1691 ;
assign x__h123294 =
SEL_ARR_IF_propDstIdx_1_0_lat_0_whas__559_THEN_ETC___d1723 ?
srcRR_1_0 :
IF_propDstIdx_1_0_lat_0_whas__559_THEN_NOT_pro_ETC___d1725 ;
assign x__h15153 = x__h15165 + y__h15166 ;
assign x__h15165 = x__h15177 + y__h15178 ;
assign x__h15177 = x__h15189 + y__h15190 ;
assign x__h15189 = x__h15201 + y__h15202 ;
assign x__h15201 = x__h15213 + y__h15214 ;
assign x__h15213 = x__h15225 + y__h15226 ;
assign x__h15225 = x__h15237 + y__h15238 ;
assign x__h15237 = x__h15249 + y__h15250 ;
assign x__h15249 = x__h15261 + y__h15262 ;
assign x__h15261 = x__h15273 + y__h15274 ;
assign x__h15273 = x__h15285 + y__h15286 ;
assign x__h15285 = x__h15297 + y__h15298 ;
assign x__h15297 = x__h15309 + y__h15310 ;
assign x__h15309 = x__h15321 + y__h15322 ;
assign x__h15321 = { 4'd0, mmio_axi4_adapter_f_reqs_from_core$D_OUT[144] } ;
assign x__h17629 = mmio_axi4_adapter_rg_wr_req_beat + 1'd1 ;
assign x__h195066 = llc_axi4_adapter_rg_rd_rsp_beat + 3'd1 ;
assign x__h218140 = llc_axi4_adapter_rg_wr_req_beat + 3'd1 ;
assign x__h48552 =
{ IF_IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ__ETC___d949,
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[1] ?
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920[15:8] :
mmioPlatform_mtimecmp_0[15:8],
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[0] ?
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920[7:0] :
mmioPlatform_mtimecmp_0[7:0] } ;
assign x__h56630 =
{ IF_IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ__ETC___d1024,
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[1] ?
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920[15:8] :
mmioPlatform_mtime[15:8],
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[0] ?
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920[7:0] :
mmioPlatform_mtime[7:0] } ;
assign x__h64558 =
{ IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[7] ?
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920[63:56] :
8'd0,
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[6] ?
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920[55:48] :
8'd0,
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[5] ?
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920[47:40] :
8'd0,
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[4] ?
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920[39:32] :
8'd0,
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[3] ?
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920[31:24] :
8'd0,
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[2] ?
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920[23:16] :
8'd0,
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[1] ?
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920[15:8] :
8'd0,
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[0] ?
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920[7:0] :
8'd0 } ;
assign x__h68559 =
(mmioPlatform_reqFunc[5:4] != 2'd0 &&
mmioPlatform_reqFunc[5:4] != 2'd1 &&
mmioPlatform_reqFunc[5:4] != 2'd2) ?
amoExec___d1134[63:0] :
x__h71233 ;
assign x__h71233 =
{ IF_IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ__ETC___d1150,
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[1] ?
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920[15:8] :
mmioPlatform_fromHostQ_data_0[15:8],
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d907[0] ?
IF_mmioPlatform_reqBE_07_BITS_7_TO_0_01_EQ_0_0_ETC___d920[7:0] :
mmioPlatform_fromHostQ_data_0[7:0] } ;
assign x__h73774 =
(mmioPlatform_reqFunc[5:4] != 2'd0 &&
mmioPlatform_reqFunc[5:4] != 2'd1 &&
mmioPlatform_reqFunc[5:4] != 2'd2) ?
amoExec___d1078[63:0] :
x__h64558 ;
assign x__h79413 = mmioPlatform_fromHostQ_data_0 ;
assign x_data__h42075 = { 31'd0, mmioPlatform_reqData[0] } ;
assign y__h15154 = { 4'd0, mmio_axi4_adapter_f_reqs_from_core$D_OUT[129] } ;
assign y__h15166 = { 4'd0, mmio_axi4_adapter_f_reqs_from_core$D_OUT[130] } ;
assign y__h15178 = { 4'd0, mmio_axi4_adapter_f_reqs_from_core$D_OUT[131] } ;
assign y__h15190 = { 4'd0, mmio_axi4_adapter_f_reqs_from_core$D_OUT[132] } ;
assign y__h15202 = { 4'd0, mmio_axi4_adapter_f_reqs_from_core$D_OUT[133] } ;
assign y__h15214 = { 4'd0, mmio_axi4_adapter_f_reqs_from_core$D_OUT[134] } ;
assign y__h15226 = { 4'd0, mmio_axi4_adapter_f_reqs_from_core$D_OUT[135] } ;
assign y__h15238 = { 4'd0, mmio_axi4_adapter_f_reqs_from_core$D_OUT[136] } ;
assign y__h15250 = { 4'd0, mmio_axi4_adapter_f_reqs_from_core$D_OUT[137] } ;
assign y__h15262 = { 4'd0, mmio_axi4_adapter_f_reqs_from_core$D_OUT[138] } ;
assign y__h15274 = { 4'd0, mmio_axi4_adapter_f_reqs_from_core$D_OUT[139] } ;
assign y__h15286 = { 4'd0, mmio_axi4_adapter_f_reqs_from_core$D_OUT[140] } ;
assign y__h15298 = { 4'd0, mmio_axi4_adapter_f_reqs_from_core$D_OUT[141] } ;
assign y__h15310 = { 4'd0, mmio_axi4_adapter_f_reqs_from_core$D_OUT[142] } ;
assign y__h15322 = { 4'd0, mmio_axi4_adapter_f_reqs_from_core$D_OUT[143] } ;
always@(llc$dma_respLd_first)
begin
case (llc$dma_respLd_first[2:0])
3'd0: ld_data__h188893 = llc$dma_respLd_first[68:5];
3'd1: ld_data__h188893 = llc$dma_respLd_first[132:69];
3'd2: ld_data__h188893 = llc$dma_respLd_first[196:133];
3'd3: ld_data__h188893 = llc$dma_respLd_first[260:197];
3'd4: ld_data__h188893 = llc$dma_respLd_first[324:261];
3'd5: ld_data__h188893 = llc$dma_respLd_first[388:325];
3'd6: ld_data__h188893 = llc$dma_respLd_first[452:389];
3'd7: ld_data__h188893 = llc$dma_respLd_first[516:453];
endcase
end
always@(llc_axi4_adapter_rg_wr_req_beat or llc$to_mem_toM_first)
begin
case (llc_axi4_adapter_rg_wr_req_beat[0])
1'd0:
CASE_llc_axi4_adapter_rg_wr_req_beat_BIT_0_0_l_ETC__q1 =
llc$to_mem_toM_first[63:0];
1'd1:
CASE_llc_axi4_adapter_rg_wr_req_beat_BIT_0_0_l_ETC__q1 =
llc$to_mem_toM_first[127:64];
endcase
end
always@(llc_axi4_adapter_rg_wr_req_beat or llc$to_mem_toM_first)
begin
case (llc_axi4_adapter_rg_wr_req_beat[0])
1'd0:
CASE_llc_axi4_adapter_rg_wr_req_beat_BIT_0_0_l_ETC__q2 =
llc$to_mem_toM_first[191:128];
1'd1:
CASE_llc_axi4_adapter_rg_wr_req_beat_BIT_0_0_l_ETC__q2 =
llc$to_mem_toM_first[255:192];
endcase
end
always@(llc_axi4_adapter_rg_wr_req_beat or llc$to_mem_toM_first)
begin
case (llc_axi4_adapter_rg_wr_req_beat[0])
1'd0:
CASE_llc_axi4_adapter_rg_wr_req_beat_BIT_0_0_l_ETC__q3 =
llc$to_mem_toM_first[319:256];
1'd1:
CASE_llc_axi4_adapter_rg_wr_req_beat_BIT_0_0_l_ETC__q3 =
llc$to_mem_toM_first[383:320];
endcase
end
always@(llc_axi4_adapter_rg_wr_req_beat or llc$to_mem_toM_first)
begin
case (llc_axi4_adapter_rg_wr_req_beat[0])
1'd0:
CASE_llc_axi4_adapter_rg_wr_req_beat_BIT_0_0_l_ETC__q4 =
llc$to_mem_toM_first[447:384];
1'd1:
CASE_llc_axi4_adapter_rg_wr_req_beat_BIT_0_0_l_ETC__q4 =
llc$to_mem_toM_first[511:448];
endcase
end
always@(llc_axi4_adapter_rg_wr_req_beat or
CASE_llc_axi4_adapter_rg_wr_req_beat_BIT_0_0_l_ETC__q1 or
CASE_llc_axi4_adapter_rg_wr_req_beat_BIT_0_0_l_ETC__q2 or
CASE_llc_axi4_adapter_rg_wr_req_beat_BIT_0_0_l_ETC__q3 or
CASE_llc_axi4_adapter_rg_wr_req_beat_BIT_0_0_l_ETC__q4)
begin
case (llc_axi4_adapter_rg_wr_req_beat[2:1])
2'd0:
v_wdata__h218253 =
CASE_llc_axi4_adapter_rg_wr_req_beat_BIT_0_0_l_ETC__q1;
2'd1:
v_wdata__h218253 =
CASE_llc_axi4_adapter_rg_wr_req_beat_BIT_0_0_l_ETC__q2;
2'd2:
v_wdata__h218253 =
CASE_llc_axi4_adapter_rg_wr_req_beat_BIT_0_0_l_ETC__q3;
2'd3:
v_wdata__h218253 =
CASE_llc_axi4_adapter_rg_wr_req_beat_BIT_0_0_l_ETC__q4;
endcase
end
always@(llc_axi4_adapter_rg_wr_req_beat or llc$to_mem_toM_first)
begin
case (llc_axi4_adapter_rg_wr_req_beat)
3'd0: v_wstrb__h218254 = llc$to_mem_toM_first[523:516];
3'd1: v_wstrb__h218254 = llc$to_mem_toM_first[531:524];
3'd2: v_wstrb__h218254 = llc$to_mem_toM_first[539:532];
3'd3: v_wstrb__h218254 = llc$to_mem_toM_first[547:540];
3'd4: v_wstrb__h218254 = llc$to_mem_toM_first[555:548];
3'd5: v_wstrb__h218254 = llc$to_mem_toM_first[563:556];
3'd6: v_wstrb__h218254 = llc$to_mem_toM_first[571:564];
3'd7: v_wstrb__h218254 = llc$to_mem_toM_first[579:572];
endcase
end
always@(_theResult____h13501 or mmio_axi4_adapter_f_reqs_from_core$D_OUT)
begin
case (_theResult____h13501)
1'd0:
wflit_wdata__h17697 =
mmio_axi4_adapter_f_reqs_from_core$D_OUT[63:0];
1'd1:
wflit_wdata__h17697 =
mmio_axi4_adapter_f_reqs_from_core$D_OUT[127:64];
endcase
end
always@(_theResult____h13501 or mmio_axi4_adapter_f_reqs_from_core$D_OUT)
begin
case (_theResult____h13501)
1'd0:
wflit_wstrb__h17698 =
mmio_axi4_adapter_f_reqs_from_core$D_OUT[136:129];
1'd1:
wflit_wstrb__h17698 =
mmio_axi4_adapter_f_reqs_from_core$D_OUT[144:137];
endcase
end
always@(llc_axi4_adapter_rg_wr_req_beat or llc$to_mem_toM_first)
begin
case (llc_axi4_adapter_rg_wr_req_beat[2:1])
2'd0: v_wuser__h218256 = llc$to_mem_toM_first[512];
2'd1: v_wuser__h218256 = llc$to_mem_toM_first[513];
2'd2: v_wuser__h218256 = llc$to_mem_toM_first[514];
2'd3: v_wuser__h218256 = llc$to_mem_toM_first[515];
endcase
end
always@(mmioPlatform_reqFunc)
begin
case (mmioPlatform_reqFunc[5:4])
2'd0, 2'd1, 2'd2:
IF_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_0_ETC___d846 =
mmioPlatform_reqFunc;
2'd3:
IF_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_0_ETC___d846 =
{ 2'd3, mmioPlatform_reqFunc[3:0] };
endcase
end
always@(mmioPlatform_instSel or mmio_axi4_adapter_f_rsps_to_core$D_OUT)
begin
case (mmioPlatform_instSel)
2'd0:
SEL_ARR_mmio_axi4_adapter_f_rsps_to_core_first_ETC___d1393 =
mmio_axi4_adapter_f_rsps_to_core$D_OUT[31:0];
2'd1:
SEL_ARR_mmio_axi4_adapter_f_rsps_to_core_first_ETC___d1393 =
mmio_axi4_adapter_f_rsps_to_core$D_OUT[63:32];
2'd2:
SEL_ARR_mmio_axi4_adapter_f_rsps_to_core_first_ETC___d1393 =
mmio_axi4_adapter_f_rsps_to_core$D_OUT[95:64];
2'd3:
SEL_ARR_mmio_axi4_adapter_f_rsps_to_core_first_ETC___d1393 =
mmio_axi4_adapter_f_rsps_to_core$D_OUT[127:96];
endcase
end
always@(mmioPlatform_reqFunc or
IF_IF_NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4__ETC___d964 or
core_0$RDY_mmioToPlatform_pRs_enq)
begin
case (mmioPlatform_reqFunc[5:4])
2'd0, 2'd1:
CASE_mmioPlatform_reqFunc_BITS_5_TO_4_0_core_0_ETC__q9 =
core_0$RDY_mmioToPlatform_pRs_enq;
default: CASE_mmioPlatform_reqFunc_BITS_5_TO_4_0_core_0_ETC__q9 =
IF_IF_NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4__ETC___d964;
endcase
end
always@(mmioPlatform_reqFunc or
IF_mmioPlatform_mtimecmp_0_01_ULE_IF_NOT_mmioP_ETC___d1040 or
core_0$RDY_mmioToPlatform_pRs_enq)
begin
case (mmioPlatform_reqFunc[5:4])
2'd0, 2'd1:
CASE_mmioPlatform_reqFunc_BITS_5_TO_4_0_core_0_ETC__q10 =
core_0$RDY_mmioToPlatform_pRs_enq;
default: CASE_mmioPlatform_reqFunc_BITS_5_TO_4_0_core_0_ETC__q10 =
IF_mmioPlatform_mtimecmp_0_01_ULE_IF_NOT_mmioP_ETC___d1040;
endcase
end
always@(srcRR_0 or
IF_propDstIdx_0_lat_0_whas__422_THEN_propDstId_ETC___d1425 or
IF_propDstIdx_1_lat_0_whas__429_THEN_propDstId_ETC___d1432)
begin
case (srcRR_0)
1'd0:
SEL_ARR_IF_propDstIdx_0_lat_0_whas__422_THEN_p_ETC___d1486 =
IF_propDstIdx_0_lat_0_whas__422_THEN_propDstId_ETC___d1425;
1'd1:
SEL_ARR_IF_propDstIdx_0_lat_0_whas__422_THEN_p_ETC___d1486 =
IF_propDstIdx_1_lat_0_whas__429_THEN_propDstId_ETC___d1432;
endcase
end
always@(srcRR_1_0 or
IF_propDstIdx_1_0_lat_0_whas__559_THEN_propDst_ETC___d1562 or
IF_propDstIdx_1_1_lat_0_whas__566_THEN_propDst_ETC___d1569)
begin
case (srcRR_1_0)
1'd0:
SEL_ARR_IF_propDstIdx_1_0_lat_0_whas__559_THEN_ETC___d1723 =
IF_propDstIdx_1_0_lat_0_whas__559_THEN_propDst_ETC___d1562;
1'd1:
SEL_ARR_IF_propDstIdx_1_0_lat_0_whas__559_THEN_ETC___d1723 =
IF_propDstIdx_1_1_lat_0_whas__566_THEN_propDst_ETC___d1569;
endcase
end
always@(x__h101008 or
CAN_FIRE_RL_srcPropose or
propDstData_0_lat_0$wget or
propDstData_0_rl or
CAN_FIRE_RL_srcPropose_1 or
propDstData_1_lat_0$wget or propDstData_1_rl)
begin
case (x__h101008)
1'd0:
x__h101208 =
CAN_FIRE_RL_srcPropose ?
propDstData_0_lat_0$wget[3:1] :
propDstData_0_rl[3:1];
1'd1:
x__h101208 =
CAN_FIRE_RL_srcPropose_1 ?
propDstData_1_lat_0$wget[3:1] :
propDstData_1_rl[3:1];
endcase
end
always@(x__h101008 or
CAN_FIRE_RL_srcPropose or
propDstData_0_lat_0$wget or
propDstData_0_rl or
CAN_FIRE_RL_srcPropose_1 or
propDstData_1_lat_0$wget or propDstData_1_rl)
begin
case (x__h101008)
1'd0:
x__h101209 =
CAN_FIRE_RL_srcPropose ?
propDstData_0_lat_0$wget[0] :
propDstData_0_rl[0];
1'd1:
x__h101209 =
CAN_FIRE_RL_srcPropose_1 ?
propDstData_1_lat_0$wget[0] :
propDstData_1_rl[0];
endcase
end
always@(x__h101008 or
CAN_FIRE_RL_srcPropose or
propDstData_0_lat_0$wget or
propDstData_0_rl or
CAN_FIRE_RL_srcPropose_1 or
propDstData_1_lat_0$wget or propDstData_1_rl)
begin
case (x__h101008)
1'd0:
CASE_x01008_0_IF_CAN_FIRE_RL_srcPropose_THEN_p_ETC__q11 =
CAN_FIRE_RL_srcPropose ?
propDstData_0_lat_0$wget[4] :
propDstData_0_rl[4];
1'd1:
CASE_x01008_0_IF_CAN_FIRE_RL_srcPropose_THEN_p_ETC__q11 =
CAN_FIRE_RL_srcPropose_1 ?
propDstData_1_lat_0$wget[4] :
propDstData_1_rl[4];
endcase
end
always@(x__h101008 or
CAN_FIRE_RL_srcPropose or
propDstData_0_lat_0$wget or
propDstData_0_rl or
CAN_FIRE_RL_srcPropose_1 or
propDstData_1_lat_0$wget or propDstData_1_rl)
begin
case (x__h101008)
1'd0:
CASE_x01008_0_IF_CAN_FIRE_RL_srcPropose_THEN_p_ETC__q12 =
CAN_FIRE_RL_srcPropose ?
propDstData_0_lat_0$wget[8:7] :
propDstData_0_rl[8:7];
1'd1:
CASE_x01008_0_IF_CAN_FIRE_RL_srcPropose_THEN_p_ETC__q12 =
CAN_FIRE_RL_srcPropose_1 ?
propDstData_1_lat_0$wget[8:7] :
propDstData_1_rl[8:7];
endcase
end
always@(x__h101008 or
CAN_FIRE_RL_srcPropose or
propDstData_0_lat_0$wget or
propDstData_0_rl or
CAN_FIRE_RL_srcPropose_1 or
propDstData_1_lat_0$wget or propDstData_1_rl)
begin
case (x__h101008)
1'd0:
CASE_x01008_0_IF_CAN_FIRE_RL_srcPropose_THEN_p_ETC__q13 =
CAN_FIRE_RL_srcPropose ?
propDstData_0_lat_0$wget[6:5] :
propDstData_0_rl[6:5];
1'd1:
CASE_x01008_0_IF_CAN_FIRE_RL_srcPropose_THEN_p_ETC__q13 =
CAN_FIRE_RL_srcPropose_1 ?
propDstData_1_lat_0$wget[6:5] :
propDstData_1_rl[6:5];
endcase
end
always@(x__h101008 or
CAN_FIRE_RL_srcPropose or
propDstData_0_lat_0$wget or
propDstData_0_rl or
CAN_FIRE_RL_srcPropose_1 or
propDstData_1_lat_0$wget or propDstData_1_rl)
begin
case (x__h101008)
1'd0:
CASE_x01008_0_IF_CAN_FIRE_RL_srcPropose_THEN_p_ETC__q14 =
CAN_FIRE_RL_srcPropose ?
propDstData_0_lat_0$wget[72:9] :
propDstData_0_rl[72:9];
1'd1:
CASE_x01008_0_IF_CAN_FIRE_RL_srcPropose_THEN_p_ETC__q14 =
CAN_FIRE_RL_srcPropose_1 ?
propDstData_1_lat_0$wget[72:9] :
propDstData_1_rl[72:9];
endcase
end
always@(x__h123294 or
IF_propDstData_1_0_lat_0_whas__574_THEN_propDs_ETC___d1605 or
IF_propDstData_1_1_lat_0_whas__612_THEN_propDs_ETC___d1643)
begin
case (x__h123294)
1'd0:
x__h128029 =
IF_propDstData_1_0_lat_0_whas__574_THEN_propDs_ETC___d1605;
1'd1:
x__h128029 =
IF_propDstData_1_1_lat_0_whas__612_THEN_propDs_ETC___d1643;
endcase
end
always@(x__h123294 or
CAN_FIRE_RL_srcPropose_2 or
propDstData_1_0_lat_0$wget or
propDstData_1_0_rl or
CAN_FIRE_RL_srcPropose_3 or
propDstData_1_1_lat_0$wget or propDstData_1_1_rl)
begin
case (x__h123294)
1'd0:
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q15 =
CAN_FIRE_RL_srcPropose_2 ?
propDstData_1_0_lat_0$wget[512:449] :
propDstData_1_0_rl[512:449];
1'd1:
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q15 =
CAN_FIRE_RL_srcPropose_3 ?
propDstData_1_1_lat_0$wget[512:449] :
propDstData_1_1_rl[512:449];
endcase
end
always@(x__h123294 or
CAN_FIRE_RL_srcPropose_2 or
propDstData_1_0_lat_0$wget or
propDstData_1_0_rl or
CAN_FIRE_RL_srcPropose_3 or
propDstData_1_1_lat_0$wget or propDstData_1_1_rl)
begin
case (x__h123294)
1'd0:
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q16 =
CAN_FIRE_RL_srcPropose_2 ?
propDstData_1_0_lat_0$wget[448:385] :
propDstData_1_0_rl[448:385];
1'd1:
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q16 =
CAN_FIRE_RL_srcPropose_3 ?
propDstData_1_1_lat_0$wget[448:385] :
propDstData_1_1_rl[448:385];
endcase
end
always@(x__h123294 or
CAN_FIRE_RL_srcPropose_2 or
propDstData_1_0_lat_0$wget or
propDstData_1_0_rl or
CAN_FIRE_RL_srcPropose_3 or
propDstData_1_1_lat_0$wget or propDstData_1_1_rl)
begin
case (x__h123294)
1'd0:
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q17 =
CAN_FIRE_RL_srcPropose_2 ?
propDstData_1_0_lat_0$wget[516] :
propDstData_1_0_rl[516];
1'd1:
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q17 =
CAN_FIRE_RL_srcPropose_3 ?
propDstData_1_1_lat_0$wget[516] :
propDstData_1_1_rl[516];
endcase
end
always@(x__h123294 or
CAN_FIRE_RL_srcPropose_2 or
propDstData_1_0_lat_0$wget or
propDstData_1_0_rl or
CAN_FIRE_RL_srcPropose_3 or
propDstData_1_1_lat_0$wget or propDstData_1_1_rl)
begin
case (x__h123294)
1'd0:
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q18 =
CAN_FIRE_RL_srcPropose_2 ?
propDstData_1_0_lat_0$wget[515] :
propDstData_1_0_rl[515];
1'd1:
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q18 =
CAN_FIRE_RL_srcPropose_3 ?
propDstData_1_1_lat_0$wget[515] :
propDstData_1_1_rl[515];
endcase
end
always@(x__h123294 or
CAN_FIRE_RL_srcPropose_2 or
propDstData_1_0_lat_0$wget or
propDstData_1_0_rl or
CAN_FIRE_RL_srcPropose_3 or
propDstData_1_1_lat_0$wget or propDstData_1_1_rl)
begin
case (x__h123294)
1'd0:
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q19 =
CAN_FIRE_RL_srcPropose_2 ?
propDstData_1_0_lat_0$wget[514] :
propDstData_1_0_rl[514];
1'd1:
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q19 =
CAN_FIRE_RL_srcPropose_3 ?
propDstData_1_1_lat_0$wget[514] :
propDstData_1_1_rl[514];
endcase
end
always@(x__h123294 or
CAN_FIRE_RL_srcPropose_2 or
propDstData_1_0_lat_0$wget or
propDstData_1_0_rl or
CAN_FIRE_RL_srcPropose_3 or
propDstData_1_1_lat_0$wget or propDstData_1_1_rl)
begin
case (x__h123294)
1'd0:
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q20 =
CAN_FIRE_RL_srcPropose_2 ?
propDstData_1_0_lat_0$wget[384:321] :
propDstData_1_0_rl[384:321];
1'd1:
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q20 =
CAN_FIRE_RL_srcPropose_3 ?
propDstData_1_1_lat_0$wget[384:321] :
propDstData_1_1_rl[384:321];
endcase
end
always@(x__h123294 or
CAN_FIRE_RL_srcPropose_2 or
propDstData_1_0_lat_0$wget or
propDstData_1_0_rl or
CAN_FIRE_RL_srcPropose_3 or
propDstData_1_1_lat_0$wget or propDstData_1_1_rl)
begin
case (x__h123294)
1'd0:
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q21 =
CAN_FIRE_RL_srcPropose_2 ?
propDstData_1_0_lat_0$wget[320:257] :
propDstData_1_0_rl[320:257];
1'd1:
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q21 =
CAN_FIRE_RL_srcPropose_3 ?
propDstData_1_1_lat_0$wget[320:257] :
propDstData_1_1_rl[320:257];
endcase
end
always@(x__h123294 or
CAN_FIRE_RL_srcPropose_2 or
propDstData_1_0_lat_0$wget or
propDstData_1_0_rl or
CAN_FIRE_RL_srcPropose_3 or
propDstData_1_1_lat_0$wget or propDstData_1_1_rl)
begin
case (x__h123294)
1'd0:
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q22 =
CAN_FIRE_RL_srcPropose_2 ?
propDstData_1_0_lat_0$wget[256:193] :
propDstData_1_0_rl[256:193];
1'd1:
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q22 =
CAN_FIRE_RL_srcPropose_3 ?
propDstData_1_1_lat_0$wget[256:193] :
propDstData_1_1_rl[256:193];
endcase
end
always@(x__h123294 or
CAN_FIRE_RL_srcPropose_2 or
propDstData_1_0_lat_0$wget or
propDstData_1_0_rl or
CAN_FIRE_RL_srcPropose_3 or
propDstData_1_1_lat_0$wget or propDstData_1_1_rl)
begin
case (x__h123294)
1'd0:
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q23 =
CAN_FIRE_RL_srcPropose_2 ?
propDstData_1_0_lat_0$wget[192:129] :
propDstData_1_0_rl[192:129];
1'd1:
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q23 =
CAN_FIRE_RL_srcPropose_3 ?
propDstData_1_1_lat_0$wget[192:129] :
propDstData_1_1_rl[192:129];
endcase
end
always@(x__h123294 or
CAN_FIRE_RL_srcPropose_2 or
propDstData_1_0_lat_0$wget or
propDstData_1_0_rl or
CAN_FIRE_RL_srcPropose_3 or
propDstData_1_1_lat_0$wget or propDstData_1_1_rl)
begin
case (x__h123294)
1'd0:
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q24 =
CAN_FIRE_RL_srcPropose_2 ?
propDstData_1_0_lat_0$wget[128:65] :
propDstData_1_0_rl[128:65];
1'd1:
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q24 =
CAN_FIRE_RL_srcPropose_3 ?
propDstData_1_1_lat_0$wget[128:65] :
propDstData_1_1_rl[128:65];
endcase
end
always@(x__h123294 or
CAN_FIRE_RL_srcPropose_2 or
propDstData_1_0_lat_0$wget or
propDstData_1_0_rl or
CAN_FIRE_RL_srcPropose_3 or
propDstData_1_1_lat_0$wget or propDstData_1_1_rl)
begin
case (x__h123294)
1'd0:
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q25 =
CAN_FIRE_RL_srcPropose_2 ?
propDstData_1_0_lat_0$wget[64:1] :
propDstData_1_0_rl[64:1];
1'd1:
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q25 =
CAN_FIRE_RL_srcPropose_3 ?
propDstData_1_1_lat_0$wget[64:1] :
propDstData_1_1_rl[64:1];
endcase
end
always@(x__h123294 or
CAN_FIRE_RL_srcPropose_2 or
propDstData_1_0_lat_0$wget or
propDstData_1_0_rl or
CAN_FIRE_RL_srcPropose_3 or
propDstData_1_1_lat_0$wget or propDstData_1_1_rl)
begin
case (x__h123294)
1'd0:
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q26 =
CAN_FIRE_RL_srcPropose_2 ?
propDstData_1_0_lat_0$wget[513] :
propDstData_1_0_rl[513];
1'd1:
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q26 =
CAN_FIRE_RL_srcPropose_3 ?
propDstData_1_1_lat_0$wget[513] :
propDstData_1_1_rl[513];
endcase
end
always@(x__h123294 or
IF_propDstData_1_0_lat_0_whas__574_THEN_propDs_ETC___d1584 or
IF_propDstData_1_1_lat_0_whas__612_THEN_propDs_ETC___d1622)
begin
case (x__h123294)
1'd0:
CASE_x23294_0_IF_propDstData_1_0_lat_0_whas__5_ETC__q27 =
IF_propDstData_1_0_lat_0_whas__574_THEN_propDs_ETC___d1584;
1'd1:
CASE_x23294_0_IF_propDstData_1_0_lat_0_whas__5_ETC__q27 =
IF_propDstData_1_1_lat_0_whas__612_THEN_propDs_ETC___d1622;
endcase
end
always@(x__h123294 or
CAN_FIRE_RL_srcPropose_2 or
propDstData_1_0_lat_0$wget or
propDstData_1_0_rl or
CAN_FIRE_RL_srcPropose_3 or
propDstData_1_1_lat_0$wget or propDstData_1_1_rl)
begin
case (x__h123294)
1'd0:
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q28 =
CAN_FIRE_RL_srcPropose_2 ?
!propDstData_1_0_lat_0$wget[517] :
!propDstData_1_0_rl[517];
1'd1:
CASE_x23294_0_IF_CAN_FIRE_RL_srcPropose_2_THEN_ETC__q28 =
CAN_FIRE_RL_srcPropose_3 ?
!propDstData_1_1_lat_0$wget[517] :
!propDstData_1_1_rl[517];
endcase
end
always@(x__h123294 or
IF_propDstData_1_0_lat_0_whas__574_THEN_propDs_ETC___d1579 or
IF_propDstData_1_1_lat_0_whas__612_THEN_propDs_ETC___d1617)
begin
case (x__h123294)
1'd0:
CASE_x23294_0_IF_propDstData_1_0_lat_0_whas__5_ETC__q29 =
IF_propDstData_1_0_lat_0_whas__574_THEN_propDs_ETC___d1579;
1'd1:
CASE_x23294_0_IF_propDstData_1_0_lat_0_whas__5_ETC__q29 =
IF_propDstData_1_1_lat_0_whas__612_THEN_propDs_ETC___d1617;
endcase
end
always@(llc_mem_server_axi4_slave_xactor_shim_awff_rv$port1__read or
llc_mem_server_rg_cacheline_cache_data)
begin
case (llc_mem_server_axi4_slave_xactor_shim_awff_rv$port1__read[34:32])
3'd0:
SEL_ARR_llc_mem_server_rg_cacheline_cache_data_ETC___d1988 =
llc_mem_server_rg_cacheline_cache_data[63:0];
3'd1:
SEL_ARR_llc_mem_server_rg_cacheline_cache_data_ETC___d1988 =
llc_mem_server_rg_cacheline_cache_data[127:64];
3'd2:
SEL_ARR_llc_mem_server_rg_cacheline_cache_data_ETC___d1988 =
llc_mem_server_rg_cacheline_cache_data[191:128];
3'd3:
SEL_ARR_llc_mem_server_rg_cacheline_cache_data_ETC___d1988 =
llc_mem_server_rg_cacheline_cache_data[255:192];
3'd4:
SEL_ARR_llc_mem_server_rg_cacheline_cache_data_ETC___d1988 =
llc_mem_server_rg_cacheline_cache_data[319:256];
3'd5:
SEL_ARR_llc_mem_server_rg_cacheline_cache_data_ETC___d1988 =
llc_mem_server_rg_cacheline_cache_data[383:320];
3'd6:
SEL_ARR_llc_mem_server_rg_cacheline_cache_data_ETC___d1988 =
llc_mem_server_rg_cacheline_cache_data[447:384];
3'd7:
SEL_ARR_llc_mem_server_rg_cacheline_cache_data_ETC___d1988 =
llc_mem_server_rg_cacheline_cache_data[511:448];
endcase
end
always@(llc_mem_server_axi4_slave_xactor_shim_arff_rv$port1__read or
llc_mem_server_rg_cacheline_cache_data)
begin
case (llc_mem_server_axi4_slave_xactor_shim_arff_rv$port1__read[34:32])
3'd0: dword__h150979 = llc_mem_server_rg_cacheline_cache_data[63:0];
3'd1: dword__h150979 = llc_mem_server_rg_cacheline_cache_data[127:64];
3'd2: dword__h150979 = llc_mem_server_rg_cacheline_cache_data[191:128];
3'd3: dword__h150979 = llc_mem_server_rg_cacheline_cache_data[255:192];
3'd4: dword__h150979 = llc_mem_server_rg_cacheline_cache_data[319:256];
3'd5: dword__h150979 = llc_mem_server_rg_cacheline_cache_data[383:320];
3'd6: dword__h150979 = llc_mem_server_rg_cacheline_cache_data[447:384];
3'd7: dword__h150979 = llc_mem_server_rg_cacheline_cache_data[511:448];
endcase
end
// handling of inlined registers
always@(posedge CLK)
begin
if (RST_N == `BSV_RESET_VALUE)
begin
cfg_verbosity <= `BSV_ASSIGNMENT_DELAY 4'd0;
enqDst_0_rl <= `BSV_ASSIGNMENT_DELAY
{ 1'd0,
73'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ };
enqDst_1_0_rl <= `BSV_ASSIGNMENT_DELAY
{ 1'd0,
584'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ };
llc_axi4_adapter_cfg_verbosity <= `BSV_ASSIGNMENT_DELAY 4'd0;
llc_axi4_adapter_ctr_wr_rsps_pending_crg <= `BSV_ASSIGNMENT_DELAY
4'd0;
llc_axi4_adapter_master_xactor_clearing <= `BSV_ASSIGNMENT_DELAY 1'd0;
llc_axi4_adapter_master_xactor_shim_arff_rv <= `BSV_ASSIGNMENT_DELAY
{ 1'd0,
98'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ };
llc_axi4_adapter_master_xactor_shim_awff_rv <= `BSV_ASSIGNMENT_DELAY
{ 1'd0,
98'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ };
llc_axi4_adapter_master_xactor_shim_bff_rv <= `BSV_ASSIGNMENT_DELAY
{ 1'd0, 7'bxxxxxxx /* unspecified value */ };
llc_axi4_adapter_master_xactor_shim_rff_rv <= `BSV_ASSIGNMENT_DELAY
{ 1'd0,
73'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ };
llc_axi4_adapter_master_xactor_shim_wff_rv <= `BSV_ASSIGNMENT_DELAY
{ 1'd0,
74'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ };
llc_axi4_adapter_rg_rd_rsp_beat <= `BSV_ASSIGNMENT_DELAY 3'd0;
llc_axi4_adapter_rg_wr_req_beat <= `BSV_ASSIGNMENT_DELAY 3'd0;
llc_mem_server_axi4_slave_xactor_clearing <= `BSV_ASSIGNMENT_DELAY
1'd0;
llc_mem_server_axi4_slave_xactor_shim_arff_rv <= `BSV_ASSIGNMENT_DELAY
{ 1'd0,
98'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ };
llc_mem_server_axi4_slave_xactor_shim_awff_rv <= `BSV_ASSIGNMENT_DELAY
{ 1'd0,
98'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ };
llc_mem_server_axi4_slave_xactor_shim_bff_rv <= `BSV_ASSIGNMENT_DELAY
{ 1'd0, 7'bxxxxxxx /* unspecified value */ };
llc_mem_server_axi4_slave_xactor_shim_rff_rv <= `BSV_ASSIGNMENT_DELAY
{ 1'd0,
73'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ };
llc_mem_server_axi4_slave_xactor_shim_wff_rv <= `BSV_ASSIGNMENT_DELAY
{ 1'd0,
74'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ };
llc_mem_server_enqDst_0_rl <= `BSV_ASSIGNMENT_DELAY
{ 1'd0,
65'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ };
llc_mem_server_propDstData_0_rl <= `BSV_ASSIGNMENT_DELAY
65'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
llc_mem_server_propDstIdx_0_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
llc_mem_server_rg_cacheline_cache_addr <= `BSV_ASSIGNMENT_DELAY 64'd1;
llc_mem_server_rg_cacheline_cache_dirty_delay <= `BSV_ASSIGNMENT_DELAY
10'd0;
llc_mem_server_rg_cacheline_cache_state <= `BSV_ASSIGNMENT_DELAY 3'd3;
mmioPlatform_cycle <= `BSV_ASSIGNMENT_DELAY 7'd0;
mmioPlatform_fromHostAddr <= `BSV_ASSIGNMENT_DELAY 61'd0;
mmioPlatform_fromHostQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
mmioPlatform_fromHostQ_data_0 <= `BSV_ASSIGNMENT_DELAY 64'd0;
mmioPlatform_fromHostQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
mmioPlatform_fromHostQ_empty <= `BSV_ASSIGNMENT_DELAY 1'd1;
mmioPlatform_fromHostQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY
{ 1'd0,
64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ };
mmioPlatform_fromHostQ_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
mmioPlatform_mtime <= `BSV_ASSIGNMENT_DELAY 64'd0;
mmioPlatform_mtimecmp_0 <= `BSV_ASSIGNMENT_DELAY 64'd0;
mmioPlatform_mtip_0 <= `BSV_ASSIGNMENT_DELAY 1'd1;
mmioPlatform_state <= `BSV_ASSIGNMENT_DELAY 2'd0;
mmioPlatform_toHostAddr <= `BSV_ASSIGNMENT_DELAY 61'd0;
mmioPlatform_toHostQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
mmioPlatform_toHostQ_data_0 <= `BSV_ASSIGNMENT_DELAY 64'd0;
mmioPlatform_toHostQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
mmioPlatform_toHostQ_empty <= `BSV_ASSIGNMENT_DELAY 1'd1;
mmioPlatform_toHostQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY
{ 1'd0,
64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ };
mmioPlatform_toHostQ_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
mmio_axi4_adapter_cfg_verbosity <= `BSV_ASSIGNMENT_DELAY 4'd1;
mmio_axi4_adapter_ctr_wr_rsps_pending_crg <= `BSV_ASSIGNMENT_DELAY
4'd0;
mmio_axi4_adapter_rg_rd_rsp_beat <= `BSV_ASSIGNMENT_DELAY 1'd0;
mmio_axi4_adapter_rg_wr_req_beat <= `BSV_ASSIGNMENT_DELAY 1'd0;
mmio_axi4_adapter_rspData <= `BSV_ASSIGNMENT_DELAY 129'd0;
propDstData_0_rl <= `BSV_ASSIGNMENT_DELAY
73'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
propDstData_1_0_rl <= `BSV_ASSIGNMENT_DELAY
584'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
propDstData_1_1_rl <= `BSV_ASSIGNMENT_DELAY
584'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
propDstData_1_rl <= `BSV_ASSIGNMENT_DELAY
73'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
propDstIdx_0_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
propDstIdx_1_0_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
propDstIdx_1_1_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
propDstIdx_1_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
srcRR_0 <= `BSV_ASSIGNMENT_DELAY 1'd0;
srcRR_1_0 <= `BSV_ASSIGNMENT_DELAY 1'd0;
end
else
begin
if (cfg_verbosity$EN)
cfg_verbosity <= `BSV_ASSIGNMENT_DELAY cfg_verbosity$D_IN;
if (enqDst_0_rl$EN)
enqDst_0_rl <= `BSV_ASSIGNMENT_DELAY enqDst_0_rl$D_IN;
if (enqDst_1_0_rl$EN)
enqDst_1_0_rl <= `BSV_ASSIGNMENT_DELAY enqDst_1_0_rl$D_IN;
if (llc_axi4_adapter_cfg_verbosity$EN)
llc_axi4_adapter_cfg_verbosity <= `BSV_ASSIGNMENT_DELAY
llc_axi4_adapter_cfg_verbosity$D_IN;
if (llc_axi4_adapter_ctr_wr_rsps_pending_crg$EN)
llc_axi4_adapter_ctr_wr_rsps_pending_crg <= `BSV_ASSIGNMENT_DELAY
llc_axi4_adapter_ctr_wr_rsps_pending_crg$D_IN;
if (llc_axi4_adapter_master_xactor_clearing$EN)
llc_axi4_adapter_master_xactor_clearing <= `BSV_ASSIGNMENT_DELAY
llc_axi4_adapter_master_xactor_clearing$D_IN;
if (llc_axi4_adapter_master_xactor_shim_arff_rv$EN)
llc_axi4_adapter_master_xactor_shim_arff_rv <= `BSV_ASSIGNMENT_DELAY
llc_axi4_adapter_master_xactor_shim_arff_rv$D_IN;
if (llc_axi4_adapter_master_xactor_shim_awff_rv$EN)
llc_axi4_adapter_master_xactor_shim_awff_rv <= `BSV_ASSIGNMENT_DELAY
llc_axi4_adapter_master_xactor_shim_awff_rv$D_IN;
if (llc_axi4_adapter_master_xactor_shim_bff_rv$EN)
llc_axi4_adapter_master_xactor_shim_bff_rv <= `BSV_ASSIGNMENT_DELAY
llc_axi4_adapter_master_xactor_shim_bff_rv$D_IN;
if (llc_axi4_adapter_master_xactor_shim_rff_rv$EN)
llc_axi4_adapter_master_xactor_shim_rff_rv <= `BSV_ASSIGNMENT_DELAY
llc_axi4_adapter_master_xactor_shim_rff_rv$D_IN;
if (llc_axi4_adapter_master_xactor_shim_wff_rv$EN)
llc_axi4_adapter_master_xactor_shim_wff_rv <= `BSV_ASSIGNMENT_DELAY
llc_axi4_adapter_master_xactor_shim_wff_rv$D_IN;
if (llc_axi4_adapter_rg_rd_rsp_beat$EN)
llc_axi4_adapter_rg_rd_rsp_beat <= `BSV_ASSIGNMENT_DELAY
llc_axi4_adapter_rg_rd_rsp_beat$D_IN;
if (llc_axi4_adapter_rg_wr_req_beat$EN)
llc_axi4_adapter_rg_wr_req_beat <= `BSV_ASSIGNMENT_DELAY
llc_axi4_adapter_rg_wr_req_beat$D_IN;
if (llc_mem_server_axi4_slave_xactor_clearing$EN)
llc_mem_server_axi4_slave_xactor_clearing <= `BSV_ASSIGNMENT_DELAY
llc_mem_server_axi4_slave_xactor_clearing$D_IN;
if (llc_mem_server_axi4_slave_xactor_shim_arff_rv$EN)
llc_mem_server_axi4_slave_xactor_shim_arff_rv <= `BSV_ASSIGNMENT_DELAY
llc_mem_server_axi4_slave_xactor_shim_arff_rv$D_IN;
if (llc_mem_server_axi4_slave_xactor_shim_awff_rv$EN)
llc_mem_server_axi4_slave_xactor_shim_awff_rv <= `BSV_ASSIGNMENT_DELAY
llc_mem_server_axi4_slave_xactor_shim_awff_rv$D_IN;
if (llc_mem_server_axi4_slave_xactor_shim_bff_rv$EN)
llc_mem_server_axi4_slave_xactor_shim_bff_rv <= `BSV_ASSIGNMENT_DELAY
llc_mem_server_axi4_slave_xactor_shim_bff_rv$D_IN;
if (llc_mem_server_axi4_slave_xactor_shim_rff_rv$EN)
llc_mem_server_axi4_slave_xactor_shim_rff_rv <= `BSV_ASSIGNMENT_DELAY
llc_mem_server_axi4_slave_xactor_shim_rff_rv$D_IN;
if (llc_mem_server_axi4_slave_xactor_shim_wff_rv$EN)
llc_mem_server_axi4_slave_xactor_shim_wff_rv <= `BSV_ASSIGNMENT_DELAY
llc_mem_server_axi4_slave_xactor_shim_wff_rv$D_IN;
if (llc_mem_server_enqDst_0_rl$EN)
llc_mem_server_enqDst_0_rl <= `BSV_ASSIGNMENT_DELAY
llc_mem_server_enqDst_0_rl$D_IN;
if (llc_mem_server_propDstData_0_rl$EN)
llc_mem_server_propDstData_0_rl <= `BSV_ASSIGNMENT_DELAY
llc_mem_server_propDstData_0_rl$D_IN;
if (llc_mem_server_propDstIdx_0_rl$EN)
llc_mem_server_propDstIdx_0_rl <= `BSV_ASSIGNMENT_DELAY
llc_mem_server_propDstIdx_0_rl$D_IN;
if (llc_mem_server_rg_cacheline_cache_addr$EN)
llc_mem_server_rg_cacheline_cache_addr <= `BSV_ASSIGNMENT_DELAY
llc_mem_server_rg_cacheline_cache_addr$D_IN;
if (llc_mem_server_rg_cacheline_cache_dirty_delay$EN)
llc_mem_server_rg_cacheline_cache_dirty_delay <= `BSV_ASSIGNMENT_DELAY
llc_mem_server_rg_cacheline_cache_dirty_delay$D_IN;
if (llc_mem_server_rg_cacheline_cache_state$EN)
llc_mem_server_rg_cacheline_cache_state <= `BSV_ASSIGNMENT_DELAY
llc_mem_server_rg_cacheline_cache_state$D_IN;
if (mmioPlatform_cycle$EN)
mmioPlatform_cycle <= `BSV_ASSIGNMENT_DELAY mmioPlatform_cycle$D_IN;
if (mmioPlatform_fromHostAddr$EN)
mmioPlatform_fromHostAddr <= `BSV_ASSIGNMENT_DELAY
mmioPlatform_fromHostAddr$D_IN;
if (mmioPlatform_fromHostQ_clearReq_rl$EN)
mmioPlatform_fromHostQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY
mmioPlatform_fromHostQ_clearReq_rl$D_IN;
if (mmioPlatform_fromHostQ_data_0$EN)
mmioPlatform_fromHostQ_data_0 <= `BSV_ASSIGNMENT_DELAY
mmioPlatform_fromHostQ_data_0$D_IN;
if (mmioPlatform_fromHostQ_deqReq_rl$EN)
mmioPlatform_fromHostQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY
mmioPlatform_fromHostQ_deqReq_rl$D_IN;
if (mmioPlatform_fromHostQ_empty$EN)
mmioPlatform_fromHostQ_empty <= `BSV_ASSIGNMENT_DELAY
mmioPlatform_fromHostQ_empty$D_IN;
if (mmioPlatform_fromHostQ_enqReq_rl$EN)
mmioPlatform_fromHostQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY
mmioPlatform_fromHostQ_enqReq_rl$D_IN;
if (mmioPlatform_fromHostQ_full$EN)
mmioPlatform_fromHostQ_full <= `BSV_ASSIGNMENT_DELAY
mmioPlatform_fromHostQ_full$D_IN;
if (mmioPlatform_mtime$EN)
mmioPlatform_mtime <= `BSV_ASSIGNMENT_DELAY mmioPlatform_mtime$D_IN;
if (mmioPlatform_mtimecmp_0$EN)
mmioPlatform_mtimecmp_0 <= `BSV_ASSIGNMENT_DELAY
mmioPlatform_mtimecmp_0$D_IN;
if (mmioPlatform_mtip_0$EN)
mmioPlatform_mtip_0 <= `BSV_ASSIGNMENT_DELAY
mmioPlatform_mtip_0$D_IN;
if (mmioPlatform_state$EN)
mmioPlatform_state <= `BSV_ASSIGNMENT_DELAY mmioPlatform_state$D_IN;
if (mmioPlatform_toHostAddr$EN)
mmioPlatform_toHostAddr <= `BSV_ASSIGNMENT_DELAY
mmioPlatform_toHostAddr$D_IN;
if (mmioPlatform_toHostQ_clearReq_rl$EN)
mmioPlatform_toHostQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY
mmioPlatform_toHostQ_clearReq_rl$D_IN;
if (mmioPlatform_toHostQ_data_0$EN)
mmioPlatform_toHostQ_data_0 <= `BSV_ASSIGNMENT_DELAY
mmioPlatform_toHostQ_data_0$D_IN;
if (mmioPlatform_toHostQ_deqReq_rl$EN)
mmioPlatform_toHostQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY
mmioPlatform_toHostQ_deqReq_rl$D_IN;
if (mmioPlatform_toHostQ_empty$EN)
mmioPlatform_toHostQ_empty <= `BSV_ASSIGNMENT_DELAY
mmioPlatform_toHostQ_empty$D_IN;
if (mmioPlatform_toHostQ_enqReq_rl$EN)
mmioPlatform_toHostQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY
mmioPlatform_toHostQ_enqReq_rl$D_IN;
if (mmioPlatform_toHostQ_full$EN)
mmioPlatform_toHostQ_full <= `BSV_ASSIGNMENT_DELAY
mmioPlatform_toHostQ_full$D_IN;
if (mmio_axi4_adapter_cfg_verbosity$EN)
mmio_axi4_adapter_cfg_verbosity <= `BSV_ASSIGNMENT_DELAY
mmio_axi4_adapter_cfg_verbosity$D_IN;
if (mmio_axi4_adapter_ctr_wr_rsps_pending_crg$EN)
mmio_axi4_adapter_ctr_wr_rsps_pending_crg <= `BSV_ASSIGNMENT_DELAY
mmio_axi4_adapter_ctr_wr_rsps_pending_crg$D_IN;
if (mmio_axi4_adapter_rg_rd_rsp_beat$EN)
mmio_axi4_adapter_rg_rd_rsp_beat <= `BSV_ASSIGNMENT_DELAY
mmio_axi4_adapter_rg_rd_rsp_beat$D_IN;
if (mmio_axi4_adapter_rg_wr_req_beat$EN)
mmio_axi4_adapter_rg_wr_req_beat <= `BSV_ASSIGNMENT_DELAY
mmio_axi4_adapter_rg_wr_req_beat$D_IN;
if (mmio_axi4_adapter_rspData$EN)
mmio_axi4_adapter_rspData <= `BSV_ASSIGNMENT_DELAY
mmio_axi4_adapter_rspData$D_IN;
if (propDstData_0_rl$EN)
propDstData_0_rl <= `BSV_ASSIGNMENT_DELAY propDstData_0_rl$D_IN;
if (propDstData_1_0_rl$EN)
propDstData_1_0_rl <= `BSV_ASSIGNMENT_DELAY propDstData_1_0_rl$D_IN;
if (propDstData_1_1_rl$EN)
propDstData_1_1_rl <= `BSV_ASSIGNMENT_DELAY propDstData_1_1_rl$D_IN;
if (propDstData_1_rl$EN)
propDstData_1_rl <= `BSV_ASSIGNMENT_DELAY propDstData_1_rl$D_IN;
if (propDstIdx_0_rl$EN)
propDstIdx_0_rl <= `BSV_ASSIGNMENT_DELAY propDstIdx_0_rl$D_IN;
if (propDstIdx_1_0_rl$EN)
propDstIdx_1_0_rl <= `BSV_ASSIGNMENT_DELAY propDstIdx_1_0_rl$D_IN;
if (propDstIdx_1_1_rl$EN)
propDstIdx_1_1_rl <= `BSV_ASSIGNMENT_DELAY propDstIdx_1_1_rl$D_IN;
if (propDstIdx_1_rl$EN)
propDstIdx_1_rl <= `BSV_ASSIGNMENT_DELAY propDstIdx_1_rl$D_IN;
if (srcRR_0$EN) srcRR_0 <= `BSV_ASSIGNMENT_DELAY srcRR_0$D_IN;
if (srcRR_1_0$EN) srcRR_1_0 <= `BSV_ASSIGNMENT_DELAY srcRR_1_0$D_IN;
end
if (llc_axi4_adapter_rg_cline$EN)
llc_axi4_adapter_rg_cline <= `BSV_ASSIGNMENT_DELAY
llc_axi4_adapter_rg_cline$D_IN;
if (llc_mem_server_rg_cacheline_cache_data$EN)
llc_mem_server_rg_cacheline_cache_data <= `BSV_ASSIGNMENT_DELAY
llc_mem_server_rg_cacheline_cache_data$D_IN;
if (mmioPlatform_amoResp$EN)
mmioPlatform_amoResp <= `BSV_ASSIGNMENT_DELAY mmioPlatform_amoResp$D_IN;
if (mmioPlatform_amoWaitWriteResp$EN)
mmioPlatform_amoWaitWriteResp <= `BSV_ASSIGNMENT_DELAY
mmioPlatform_amoWaitWriteResp$D_IN;
if (mmioPlatform_curReq$EN)
mmioPlatform_curReq <= `BSV_ASSIGNMENT_DELAY mmioPlatform_curReq$D_IN;
if (mmioPlatform_fetchedInsts_0$EN)
mmioPlatform_fetchedInsts_0 <= `BSV_ASSIGNMENT_DELAY
mmioPlatform_fetchedInsts_0$D_IN;
if (mmioPlatform_fetchingWay$EN)
mmioPlatform_fetchingWay <= `BSV_ASSIGNMENT_DELAY
mmioPlatform_fetchingWay$D_IN;
if (mmioPlatform_instSel$EN)
mmioPlatform_instSel <= `BSV_ASSIGNMENT_DELAY mmioPlatform_instSel$D_IN;
if (mmioPlatform_reqAmofunc$EN)
mmioPlatform_reqAmofunc <= `BSV_ASSIGNMENT_DELAY
mmioPlatform_reqAmofunc$D_IN;
if (mmioPlatform_reqBE$EN)
mmioPlatform_reqBE <= `BSV_ASSIGNMENT_DELAY mmioPlatform_reqBE$D_IN;
if (mmioPlatform_reqData$EN)
mmioPlatform_reqData <= `BSV_ASSIGNMENT_DELAY mmioPlatform_reqData$D_IN;
if (mmioPlatform_reqFunc$EN)
mmioPlatform_reqFunc <= `BSV_ASSIGNMENT_DELAY mmioPlatform_reqFunc$D_IN;
if (mmioPlatform_reqSz$EN)
mmioPlatform_reqSz <= `BSV_ASSIGNMENT_DELAY mmioPlatform_reqSz$D_IN;
if (mmioPlatform_waitLowerMSIPCRs$EN)
mmioPlatform_waitLowerMSIPCRs <= `BSV_ASSIGNMENT_DELAY
mmioPlatform_waitLowerMSIPCRs$D_IN;
if (mmioPlatform_waitMTIPCRs$EN)
mmioPlatform_waitMTIPCRs <= `BSV_ASSIGNMENT_DELAY
mmioPlatform_waitMTIPCRs$D_IN;
if (mmioPlatform_waitUpperMSIPCRs$EN)
mmioPlatform_waitUpperMSIPCRs <= `BSV_ASSIGNMENT_DELAY
mmioPlatform_waitUpperMSIPCRs$D_IN;
if (mmio_axi4_adapter_read_req_addr$EN)
mmio_axi4_adapter_read_req_addr <= `BSV_ASSIGNMENT_DELAY
mmio_axi4_adapter_read_req_addr$D_IN;
end
// synopsys translate_off
`ifdef BSV_NO_INITIAL_BLOCKS
`else // not BSV_NO_INITIAL_BLOCKS
initial
begin
cfg_verbosity = 4'hA;
enqDst_0_rl = 74'h2AAAAAAAAAAAAAAAAAA;
enqDst_1_0_rl =
585'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
llc_axi4_adapter_cfg_verbosity = 4'hA;
llc_axi4_adapter_ctr_wr_rsps_pending_crg = 4'hA;
llc_axi4_adapter_master_xactor_clearing = 1'h0;
llc_axi4_adapter_master_xactor_shim_arff_rv =
99'h2AAAAAAAAAAAAAAAAAAAAAAAA;
llc_axi4_adapter_master_xactor_shim_awff_rv =
99'h2AAAAAAAAAAAAAAAAAAAAAAAA;
llc_axi4_adapter_master_xactor_shim_bff_rv = 8'hAA;
llc_axi4_adapter_master_xactor_shim_rff_rv = 74'h2AAAAAAAAAAAAAAAAAA;
llc_axi4_adapter_master_xactor_shim_wff_rv = 75'h2AAAAAAAAAAAAAAAAAA;
llc_axi4_adapter_rg_cline =
516'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
llc_axi4_adapter_rg_rd_rsp_beat = 3'h2;
llc_axi4_adapter_rg_wr_req_beat = 3'h2;
llc_mem_server_axi4_slave_xactor_clearing = 1'h0;
llc_mem_server_axi4_slave_xactor_shim_arff_rv =
99'h2AAAAAAAAAAAAAAAAAAAAAAAA;
llc_mem_server_axi4_slave_xactor_shim_awff_rv =
99'h2AAAAAAAAAAAAAAAAAAAAAAAA;
llc_mem_server_axi4_slave_xactor_shim_bff_rv = 8'hAA;
llc_mem_server_axi4_slave_xactor_shim_rff_rv = 74'h2AAAAAAAAAAAAAAAAAA;
llc_mem_server_axi4_slave_xactor_shim_wff_rv = 75'h2AAAAAAAAAAAAAAAAAA;
llc_mem_server_enqDst_0_rl = 66'h2AAAAAAAAAAAAAAAA;
llc_mem_server_propDstData_0_rl = 65'h0AAAAAAAAAAAAAAAA;
llc_mem_server_propDstIdx_0_rl = 1'h0;
llc_mem_server_rg_cacheline_cache_addr = 64'hAAAAAAAAAAAAAAAA;
llc_mem_server_rg_cacheline_cache_data =
516'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
llc_mem_server_rg_cacheline_cache_dirty_delay = 10'h2AA;
llc_mem_server_rg_cacheline_cache_state = 3'h2;
mmioPlatform_amoResp = 129'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
mmioPlatform_amoWaitWriteResp = 1'h0;
mmioPlatform_curReq = 67'h2AAAAAAAAAAAAAAAA;
mmioPlatform_cycle = 7'h2A;
mmioPlatform_fetchedInsts_0 = 32'hAAAAAAAA;
mmioPlatform_fetchingWay = 1'h0;
mmioPlatform_fromHostAddr = 61'h0AAAAAAAAAAAAAAA;
mmioPlatform_fromHostQ_clearReq_rl = 1'h0;
mmioPlatform_fromHostQ_data_0 = 64'hAAAAAAAAAAAAAAAA;
mmioPlatform_fromHostQ_deqReq_rl = 1'h0;
mmioPlatform_fromHostQ_empty = 1'h0;
mmioPlatform_fromHostQ_enqReq_rl = 65'h0AAAAAAAAAAAAAAAA;
mmioPlatform_fromHostQ_full = 1'h0;
mmioPlatform_instSel = 2'h2;
mmioPlatform_mtime = 64'hAAAAAAAAAAAAAAAA;
mmioPlatform_mtimecmp_0 = 64'hAAAAAAAAAAAAAAAA;
mmioPlatform_mtip_0 = 1'h0;
mmioPlatform_reqAmofunc = 4'hA;
mmioPlatform_reqBE = 16'hAAAA;
mmioPlatform_reqData = 129'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
mmioPlatform_reqFunc = 6'h2A;
mmioPlatform_reqSz = 2'h2;
mmioPlatform_state = 2'h2;
mmioPlatform_toHostAddr = 61'h0AAAAAAAAAAAAAAA;
mmioPlatform_toHostQ_clearReq_rl = 1'h0;
mmioPlatform_toHostQ_data_0 = 64'hAAAAAAAAAAAAAAAA;
mmioPlatform_toHostQ_deqReq_rl = 1'h0;
mmioPlatform_toHostQ_empty = 1'h0;
mmioPlatform_toHostQ_enqReq_rl = 65'h0AAAAAAAAAAAAAAAA;
mmioPlatform_toHostQ_full = 1'h0;
mmioPlatform_waitLowerMSIPCRs = 1'h0;
mmioPlatform_waitMTIPCRs = 1'h0;
mmioPlatform_waitUpperMSIPCRs = 1'h0;
mmio_axi4_adapter_cfg_verbosity = 4'hA;
mmio_axi4_adapter_ctr_wr_rsps_pending_crg = 4'hA;
mmio_axi4_adapter_read_req_addr = 64'hAAAAAAAAAAAAAAAA;
mmio_axi4_adapter_rg_rd_rsp_beat = 1'h0;
mmio_axi4_adapter_rg_wr_req_beat = 1'h0;
mmio_axi4_adapter_rspData = 129'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
propDstData_0_rl = 73'h0AAAAAAAAAAAAAAAAAA;
propDstData_1_0_rl =
584'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
propDstData_1_1_rl =
584'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
propDstData_1_rl = 73'h0AAAAAAAAAAAAAAAAAA;
propDstIdx_0_rl = 1'h0;
propDstIdx_1_0_rl = 1'h0;
propDstIdx_1_1_rl = 1'h0;
propDstIdx_1_rl = 1'h0;
srcRR_0 = 1'h0;
srcRR_1_0 = 1'h0;
end
`endif // BSV_NO_INITIAL_BLOCKS
// synopsys translate_on
// handling of system tasks
// synopsys translate_off
always@(negedge CLK)
begin
#0;
if (RST_N != `BSV_RESET_VALUE)
if (EN_start)
begin
v__h227024 = $stime;
#0;
end
v__h227018 = v__h227024 / 32'd10;
if (RST_N != `BSV_RESET_VALUE)
if (EN_start)
$display("%0d: %m.method start: startpc %0h, tohostAddr %0h, fromhostAddr %0h",
v__h227018,
start_startpc,
start_tohostAddr,
start_fromhostAddr);
if (RST_N != `BSV_RESET_VALUE)
if (NOT_enqDst_0_rl_454_BIT_73_455_460_AND_SEL_ARR_ETC___d1548 &&
IF_propDstIdx_0_lat_0_whas__422_THEN_NOT_propD_ETC___d1488)
$fdisplay(32'h80000002, "\n%m: ASSERT FAIL!!");
if (RST_N != `BSV_RESET_VALUE)
if (NOT_enqDst_0_rl_454_BIT_73_455_460_AND_SEL_ARR_ETC___d1553)
$fdisplay(32'h80000002, "\n%m: ASSERT FAIL!!");
if (RST_N != `BSV_RESET_VALUE)
if (NOT_enqDst_1_0_rl_653_BIT_584_654_659_AND_SEL__ETC___d1849 &&
IF_propDstIdx_1_0_lat_0_whas__559_THEN_NOT_pro_ETC___d1725)
$fdisplay(32'h80000002, "\n%m: ASSERT FAIL!!");
if (RST_N != `BSV_RESET_VALUE)
if (NOT_enqDst_1_0_rl_653_BIT_584_654_659_AND_SEL__ETC___d1854)
$fdisplay(32'h80000002, "\n%m: ASSERT FAIL!!");
if (RST_N != `BSV_RESET_VALUE)
if (core_0$RDY_coreIndInv_terminate)
$display("Core %d terminated", $signed(32'd0));
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_rl_tohost)
begin
v__h226576 = $stime;
#0;
end
v__h226570 = v__h226576 / 32'd10;
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_rl_tohost)
$display("%0d: mmioPlatform.rl_tohost: 0x%0x (= %0d)",
v__h226570,
mmioPlatform_toHostQ_data_0,
mmioPlatform_toHostQ_data_0);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_rl_tohost && mmioPlatform_toHostQ_data_0 != 64'd0 &&
mmioPlatform_toHostQ_data_0[63:1] == 63'd0)
$display("PASS");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_rl_tohost && mmioPlatform_toHostQ_data_0 != 64'd0 &&
mmioPlatform_toHostQ_data_0[63:1] != 63'd0)
$display("FAIL %0d", failed_testnum__h226619);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_rl_tohost && mmioPlatform_toHostQ_data_0 != 64'd0)
$finish(32'd0);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
begin
v__h9711 = $stime;
#0;
end
v__h9705 = v__h9711 / 32'd10;
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$display("%0d: %m.rl_handle_read_rsps ", v__h9705);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("AXI4_RFlit { ", "rid: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("'h%h", mmio_axi4_adapter_master_shim_rff$D_OUT[71:68]);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "rdata: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("'h%h", mmio_axi4_adapter_master_shim_rff$D_OUT[67:4]);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "rresp: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_master_shim_rff$D_OUT[3:2] == 2'd0)
$write("OKAY");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_master_shim_rff$D_OUT[3:2] == 2'd1)
$write("EXOKAY");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_master_shim_rff$D_OUT[3:2] == 2'd2)
$write("SLVERR");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_master_shim_rff$D_OUT[3:2] != 2'd0 &&
mmio_axi4_adapter_master_shim_rff$D_OUT[3:2] != 2'd1 &&
mmio_axi4_adapter_master_shim_rff$D_OUT[3:2] != 2'd2)
$write("DECERR");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "rlast: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_master_shim_rff$D_OUT[1])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_master_shim_rff$D_OUT[1])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "ruser: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("'h%h", mmio_axi4_adapter_master_shim_rff$D_OUT[0], " }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("\n");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_master_shim_rff$D_OUT[3:2] != 2'd0)
begin
v__h9906 = $stime;
#0;
end
v__h9900 = v__h9906 / 32'd10;
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_master_shim_rff$D_OUT[3:2] != 2'd0)
$display("%0d: %m.rl_handle_read_rsp: fabric response error",
v__h9900);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_master_shim_rff$D_OUT[3:2] != 2'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_master_shim_rff$D_OUT[3:2] != 2'd0)
$write("AXI4_RFlit { ", "rid: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_master_shim_rff$D_OUT[3:2] != 2'd0)
$write("'h%h", mmio_axi4_adapter_master_shim_rff$D_OUT[71:68]);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_master_shim_rff$D_OUT[3:2] != 2'd0)
$write(", ", "rdata: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_master_shim_rff$D_OUT[3:2] != 2'd0)
$write("'h%h", mmio_axi4_adapter_master_shim_rff$D_OUT[67:4]);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_master_shim_rff$D_OUT[3:2] != 2'd0)
$write(", ", "rresp: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_master_shim_rff$D_OUT[3:2] == 2'd1)
$write("EXOKAY");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_master_shim_rff$D_OUT[3:2] == 2'd2)
$write("SLVERR");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_master_shim_rff$D_OUT[3:2] != 2'd0 &&
mmio_axi4_adapter_master_shim_rff$D_OUT[3:2] != 2'd1 &&
mmio_axi4_adapter_master_shim_rff$D_OUT[3:2] != 2'd2)
$write("DECERR");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_master_shim_rff$D_OUT[3:2] != 2'd0)
$write(", ", "rlast: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_master_shim_rff$D_OUT[3:2] != 2'd0 &&
mmio_axi4_adapter_master_shim_rff$D_OUT[1])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_master_shim_rff$D_OUT[3:2] != 2'd0 &&
!mmio_axi4_adapter_master_shim_rff$D_OUT[1])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_master_shim_rff$D_OUT[3:2] != 2'd0)
$write(", ", "ruser: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_master_shim_rff$D_OUT[3:2] != 2'd0)
$write("'h%h", mmio_axi4_adapter_master_shim_rff$D_OUT[0], " }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_master_shim_rff$D_OUT[3:2] != 2'd0)
$write("\n");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_master_shim_rff$D_OUT[1] &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" Response MMIO to core: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_master_shim_rff$D_OUT[1] &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("MMIODataPRs { ", "valid: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_master_shim_rff$D_OUT[1] &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_master_shim_rff$D_OUT[3:2] == 2'd0)
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_master_shim_rff$D_OUT[1] &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_master_shim_rff$D_OUT[3:2] != 2'd0)
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_master_shim_rff$D_OUT[1] &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "data: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_master_shim_rff$D_OUT[1] &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("TaggedData { ", "tag: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_master_shim_rff$D_OUT[1] &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_rspData[128])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_master_shim_rff$D_OUT[1] &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_rspData[128])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_master_shim_rff$D_OUT[1] &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "data: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_master_shim_rff$D_OUT[1] &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_master_shim_rff$D_OUT[1] &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("'h%h",
mmio_axi4_adapter_read_req_addr_79_BIT_3_80_PL_ETC___d181 ?
mmio_axi4_adapter_rspData[63:0] :
mmio_axi4_adapter_master_shim_rff$D_OUT[67:4],
" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_master_shim_rff$D_OUT[1] &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("'h%h",
mmio_axi4_adapter_read_req_addr_79_BIT_3_80_PL_ETC___d181 ?
mmio_axi4_adapter_master_shim_rff$D_OUT[67:4] :
mmio_axi4_adapter_rspData[127:64],
" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_master_shim_rff$D_OUT[1] &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_master_shim_rff$D_OUT[1] &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_master_shim_rff$D_OUT[1] &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_master_shim_rff$D_OUT[1] &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_rsps &&
mmio_axi4_adapter_master_shim_rff$D_OUT[1] &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("\n");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
begin
v__h11254 = $stime;
#0;
end
v__h11248 = v__h11254 / 32'd10;
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$display("%d: %m.rl_handle_write_req: St request:", v__h11248);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("MMIOCRq { ", "addr: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("'h%h", mmio_axi4_adapter_f_reqs_from_core$D_OUT[214:151]);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "func: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("tagged St ", "");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "byteEn: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[129])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[129])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[130])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[130])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[131])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[131])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[132])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[132])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[133])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[133])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[134])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[134])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[135])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[135])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[136])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[136])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[137])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[137])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[138])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[138])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[139])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[139])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[140])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[140])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[141])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[141])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[142])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[142])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[143])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[143])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[144])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[144])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "data: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("TaggedData { ", "tag: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[128])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[128])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "data: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("'h%h", mmio_axi4_adapter_f_reqs_from_core$D_OUT[63:0], " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("'h%h", mmio_axi4_adapter_f_reqs_from_core$D_OUT[127:64], " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("\n");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_f_reqs_from_core_first_BITS__ETC___d257)
begin
v__h17187 = $stime;
#0;
end
v__h17181 = v__h17187 / 32'd10;
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_f_reqs_from_core_first_BITS__ETC___d257)
$display("%d: %m.rl_handle_write_req: sent aw flit:", v__h17181);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_f_reqs_from_core_first_BITS__ETC___d257)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_f_reqs_from_core_first_BITS__ETC___d257)
$write("AXI4_AWFlit { ", "awid: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_f_reqs_from_core_first_BITS__ETC___d257)
$write("'h%h", 4'd0);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_f_reqs_from_core_first_BITS__ETC___d257)
$write(", ", "awaddr: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_f_reqs_from_core_first_BITS__ETC___d257)
$write("'h%h", mmio_axi4_adapter_f_reqs_from_core$D_OUT[214:151]);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_f_reqs_from_core_first_BITS__ETC___d257)
$write(", ", "awlen: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_f_reqs_from_core_first_BITS__ETC___d257)
$write("'h%h", mem_req_rd_addr_arlen__h5420);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_f_reqs_from_core_first_BITS__ETC___d257)
$write(", ", "awsize: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_f_reqs_from_core_first_BITS__ETC___d257)
$write("AXI4_Size { ", "val: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_f_reqs_from_core_first_BITS__ETC___d257)
$write("'h%h", _theResult_____1_awsize_val__h17126, " }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_f_reqs_from_core_first_BITS__ETC___d257)
$write(", ", "awburst: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_f_reqs_from_core_first_BITS__ETC___d257)
$write("INCR");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_f_reqs_from_core_first_BITS__ETC___d257)
$write(", ", "awlock: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_f_reqs_from_core_first_BITS__ETC___d257)
$write("NORMAL");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_f_reqs_from_core_first_BITS__ETC___d257)
$write(", ", "awcache: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_f_reqs_from_core_first_BITS__ETC___d257)
$write("'h%h", 4'b0);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_f_reqs_from_core_first_BITS__ETC___d257)
$write(", ", "awprot: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_f_reqs_from_core_first_BITS__ETC___d257)
$write("'h%h", 3'd0);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_f_reqs_from_core_first_BITS__ETC___d257)
$write(", ", "awqos: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_f_reqs_from_core_first_BITS__ETC___d257)
$write("'h%h", 4'd0);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_f_reqs_from_core_first_BITS__ETC___d257)
$write(", ", "awregion: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_f_reqs_from_core_first_BITS__ETC___d257)
$write("'h%h", 4'd0);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_f_reqs_from_core_first_BITS__ETC___d257)
$write(", ", "awuser: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_f_reqs_from_core_first_BITS__ETC___d257)
$write("'h%h", 1'd0, " }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_f_reqs_from_core_first_BITS__ETC___d257)
$write("\n");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_f_reqs_from_core_first_BITS__ETC___d261)
begin
v__h17367 = $stime;
#0;
end
v__h17361 = v__h17367 / 32'd10;
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_f_reqs_from_core_first_BITS__ETC___d261)
$display("%0d: ERROR: CreditCounter: overflow", v__h17361);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_f_reqs_from_core_first_BITS__ETC___d261)
$finish(32'd1);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
begin
v__h17759 = $stime;
#0;
end
v__h17753 = v__h17759 / 32'd10;
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$display("%d: %m.rl_handle_write_req: sent w flit:", v__h17753);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("AXI4_WFlit { ", "wdata: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("'h%h", wflit_wdata__h17697);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "wstrb: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("'h%h", wflit_wstrb__h17698);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "wlast: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!whichHalf___1__h15065 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[144:137] != 8'd0 &&
!mmio_axi4_adapter_rg_wr_req_beat)
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
(whichHalf___1__h15065 ||
mmio_axi4_adapter_f_reqs_from_core$D_OUT[144:137] == 8'd0 ||
mmio_axi4_adapter_rg_wr_req_beat))
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "wuser: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("'h%h", 1'd0, " }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("first: %d, last: %d, whichHalf: %d",
whichHalf___1__h15065 ||
mmio_axi4_adapter_f_reqs_from_core$D_OUT[144:137] == 8'd0 ||
!mmio_axi4_adapter_rg_wr_req_beat,
whichHalf___1__h15065 ||
mmio_axi4_adapter_f_reqs_from_core$D_OUT[144:137] == 8'd0 ||
mmio_axi4_adapter_rg_wr_req_beat,
_theResult____h13501,
"\n");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
begin
v__h18169 = $stime;
#0;
end
v__h18163 = v__h18169 / 32'd10;
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$display("%0d: %m.rl_handle_write_req: unmapped IO address; returning error response",
v__h18163);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("MMIOCRq { ", "addr: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("'h%h", mmio_axi4_adapter_f_reqs_from_core$D_OUT[214:151]);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "func: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("tagged St ", "");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "byteEn: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[129])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[129])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[130])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[130])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[131])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[131])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[132])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[132])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[133])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[133])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[134])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[134])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[135])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[135])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[136])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[136])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[137])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[137])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[138])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[138])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[139])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[139])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[140])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[140])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[141])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[141])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[142])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[142])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[143])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[143])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[144])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[144])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "data: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("TaggedData { ", "tag: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[128])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[128])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "data: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("'h%h", mmio_axi4_adapter_f_reqs_from_core$D_OUT[63:0], " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("'h%h", mmio_axi4_adapter_f_reqs_from_core$D_OUT[127:64], " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_write_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("\n");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
begin
v__h2288 = $stime;
#0;
end
v__h2282 = v__h2288 / 32'd10;
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$display("%0d: %m.rl_handle_read_req: Ld request", v__h2282);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("MMIOCRq { ", "addr: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("'h%h", mmio_axi4_adapter_f_reqs_from_core$D_OUT[214:151]);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "func: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("tagged Ld ", "");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "byteEn: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[129])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[129])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[130])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[130])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[131])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[131])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[132])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[132])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[133])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[133])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[134])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[134])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[135])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[135])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[136])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[136])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[137])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[137])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[138])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[138])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[139])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[139])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[140])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[140])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[141])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[141])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[142])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[142])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[143])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[143])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[144])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[144])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "data: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("TaggedData { ", "tag: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[128])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[128])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "data: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("'h%h", mmio_axi4_adapter_f_reqs_from_core$D_OUT[63:0], " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("'h%h", mmio_axi4_adapter_f_reqs_from_core$D_OUT[127:64], " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("\n");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("AXI4_ARFlit { ", "arid: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("'h%h", 4'd0);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "araddr: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("'h%h", mmio_axi4_adapter_f_reqs_from_core$D_OUT[214:151]);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "arlen: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("'h%h", mem_req_rd_addr_arlen__h5420);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "arsize: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("AXI4_Size { ", "val: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("'h%h", 3'b011, " }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "arburst: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("INCR");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "arlock: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("NORMAL");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "arcache: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("'h%h", 4'b0);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "arprot: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("'h%h", 3'd0);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "arqos: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("'h%h", 4'd0);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "arregion: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("'h%h", 4'd0);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "aruser: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("'h%h", 1'd0, " }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("\n");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
begin
v__h7397 = $stime;
#0;
end
v__h7391 = v__h7397 / 32'd10;
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$display("%0d: %m.rl_handle_read_req: unmapped IO address; returning error response",
v__h7391);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("MMIOCRq { ", "addr: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("'h%h", mmio_axi4_adapter_f_reqs_from_core$D_OUT[214:151]);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "func: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("tagged Ld ", "");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "byteEn: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[129])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[129])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[130])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[130])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[131])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[131])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[132])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[132])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[133])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[133])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[134])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[134])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[135])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[135])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[136])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[136])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[137])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[137])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[138])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[138])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[139])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[139])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[140])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[140])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[141])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[141])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[142])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[142])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[143])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[143])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[144])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[144])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "data: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("TaggedData { ", "tag: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[128])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[128])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "data: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("'h%h", mmio_axi4_adapter_f_reqs_from_core$D_OUT[63:0], " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("'h%h", mmio_axi4_adapter_f_reqs_from_core$D_OUT[127:64], " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_read_req &&
!mmio_axi4_adapter_soc_map$m_is_IO_addr &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("\n");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
begin
v__h20482 = $stime;
#0;
end
v__h20476 = v__h20482 / 32'd10;
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$display("%0d: %m.rl_discard_write_rsp", v__h20476);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("AXI4_BFlit { ", "bid: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("'h%h", mmio_axi4_adapter_master_shim_bff$D_OUT[5:2]);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "bresp: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_master_shim_bff$D_OUT[1:0] == 2'd0)
$write("OKAY");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_master_shim_bff$D_OUT[1:0] == 2'd1)
$write("EXOKAY");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_master_shim_bff$D_OUT[1:0] == 2'd2)
$write("SLVERR");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp &&
mmio_axi4_adapter_cfg_verbosity != 4'd0 &&
mmio_axi4_adapter_master_shim_bff$D_OUT[1:0] != 2'd0 &&
mmio_axi4_adapter_master_shim_bff$D_OUT[1:0] != 2'd1 &&
mmio_axi4_adapter_master_shim_bff$D_OUT[1:0] != 2'd2)
$write("DECERR");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "buser: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("'h%h", 1'd0, " }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp &&
mmio_axi4_adapter_cfg_verbosity != 4'd0)
$write("\n");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp &&
mmio_axi4_adapter_master_shim_bff$D_OUT[1:0] != 2'd0)
begin
v__h21028 = $stime;
#0;
end
v__h21022 = v__h21028 / 32'd10;
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp &&
mmio_axi4_adapter_master_shim_bff$D_OUT[1:0] != 2'd0)
$display("%0d:%m.rl_discard_write_rsp: ERROR: fabric response error: exit.",
v__h21022);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp &&
mmio_axi4_adapter_master_shim_bff$D_OUT[1:0] != 2'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp &&
mmio_axi4_adapter_master_shim_bff$D_OUT[1:0] != 2'd0)
$write("AXI4_BFlit { ", "bid: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp &&
mmio_axi4_adapter_master_shim_bff$D_OUT[1:0] != 2'd0)
$write("'h%h", mmio_axi4_adapter_master_shim_bff$D_OUT[5:2]);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp &&
mmio_axi4_adapter_master_shim_bff$D_OUT[1:0] != 2'd0)
$write(", ", "bresp: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp &&
mmio_axi4_adapter_master_shim_bff$D_OUT[1:0] == 2'd1)
$write("EXOKAY");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp &&
mmio_axi4_adapter_master_shim_bff$D_OUT[1:0] == 2'd2)
$write("SLVERR");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp &&
mmio_axi4_adapter_master_shim_bff$D_OUT[1:0] != 2'd0 &&
mmio_axi4_adapter_master_shim_bff$D_OUT[1:0] != 2'd1 &&
mmio_axi4_adapter_master_shim_bff$D_OUT[1:0] != 2'd2)
$write("DECERR");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp &&
mmio_axi4_adapter_master_shim_bff$D_OUT[1:0] != 2'd0)
$write(", ", "buser: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp &&
mmio_axi4_adapter_master_shim_bff$D_OUT[1:0] != 2'd0)
$write("'h%h", 1'd0, " }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp &&
mmio_axi4_adapter_master_shim_bff$D_OUT[1:0] != 2'd0)
$write("\n");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_discard_write_rsp &&
mmio_axi4_adapter_master_shim_bff$D_OUT[1:0] != 2'd0)
$finish(32'd1);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St)
begin
v__h21550 = $stime;
#0;
end
v__h21544 = v__h21550 / 32'd10;
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St)
$display("%0d:%m.rl_handle_non_Ld_St: ERROR: neither Ld nor St? exit.",
v__h21544);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St)
$write("MMIOCRq { ", "addr: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St)
$write("'h%h", mmio_axi4_adapter_f_reqs_from_core$D_OUT[214:151]);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St)
$write(", ", "func: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[150:149] == 2'd0)
$write("tagged Inst ",
"'h%h",
mmio_axi4_adapter_f_reqs_from_core$D_OUT[145]);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[150:149] != 2'd0)
$write("tagged Amo ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[150:149] == 2'd0)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[150:149] != 2'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[148:145] == 4'd0)
$write("Swap");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[150:149] != 2'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[148:145] == 4'd1)
$write("Add");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[150:149] != 2'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[148:145] == 4'd2)
$write("Xor");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[150:149] != 2'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[148:145] == 4'd3)
$write("And");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[150:149] != 2'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[148:145] == 4'd4)
$write("Or");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[150:149] != 2'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[148:145] == 4'd5)
$write("Min");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[150:149] != 2'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[148:145] == 4'd6)
$write("Max");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[150:149] != 2'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[148:145] == 4'd7)
$write("Minu");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[150:149] != 2'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[148:145] == 4'd8)
$write("Maxu");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[150:149] != 2'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[148:145] != 4'd0 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[148:145] != 4'd1 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[148:145] != 4'd2 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[148:145] != 4'd3 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[148:145] != 4'd4 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[148:145] != 4'd5 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[148:145] != 4'd6 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[148:145] != 4'd7 &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[148:145] != 4'd8)
$write("None");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St)
$write(", ", "byteEn: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St) $write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[129])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[129])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[130])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[130])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[131])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[131])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[132])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[132])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[133])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[133])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[134])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[134])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[135])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[135])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[136])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[136])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[137])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[137])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[138])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[138])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[139])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[139])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[140])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[140])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[141])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[141])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[142])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[142])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[143])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[143])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[144])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[144])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St) $write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St) $write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St)
$write(", ", "data: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St)
$write("TaggedData { ", "tag: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
mmio_axi4_adapter_f_reqs_from_core$D_OUT[128])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St &&
!mmio_axi4_adapter_f_reqs_from_core$D_OUT[128])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St)
$write(", ", "data: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St) $write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St)
$write("'h%h", mmio_axi4_adapter_f_reqs_from_core$D_OUT[63:0], " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St)
$write("'h%h", mmio_axi4_adapter_f_reqs_from_core$D_OUT[127:64], " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St) $write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St) $write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St) $write(" }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St) $write(" }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St) $write("\n");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmio_axi4_adapter_rl_handle_non_Ld_St) $finish(32'd1);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq && !mmioPlatform_mtip_0 &&
mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502)
$write("[Platform - SelectReq] timer interrupt",
", mtime %x",
mmioPlatform_mtime,
", mtimcmp ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq && !mmioPlatform_mtip_0 &&
mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq && !mmioPlatform_mtip_0 &&
mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502)
$write("'h%h", mmioPlatform_mtimecmp_0, " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq && !mmioPlatform_mtip_0 &&
mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq && !mmioPlatform_mtip_0 &&
mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq && !mmioPlatform_mtip_0 &&
mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502)
$write(", old mtip ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq && !mmioPlatform_mtip_0 &&
mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq && !mmioPlatform_mtip_0 &&
mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502)
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq && !mmioPlatform_mtip_0 &&
mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq && !mmioPlatform_mtip_0 &&
mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq && !mmioPlatform_mtip_0 &&
mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq && !mmioPlatform_mtip_0 &&
mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502)
$write(", new interrupts ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq && !mmioPlatform_mtip_0 &&
mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq && !mmioPlatform_mtip_0 &&
mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502)
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq && !mmioPlatform_mtip_0 &&
mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq && !mmioPlatform_mtip_0 &&
mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq && !mmioPlatform_mtip_0 &&
mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq && !mmioPlatform_mtip_0 &&
mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502)
$write("\n");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write("[Platform - SelectReq] core %d, req ", $signed(32'd0));
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write("MMIOCRq { ", "addr: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write("'h%h", core_0$mmioToPlatform_cRq_first[214:151]);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write(", ", "func: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0$mmioToPlatform_cRq_first[150:149] == 2'd0)
$write("tagged Inst ", "'h%h", core_0$mmioToPlatform_cRq_first[145]);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0$mmioToPlatform_cRq_first[150:149] == 2'd1)
$write("tagged Ld ", "");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0$mmioToPlatform_cRq_first[150:149] == 2'd2)
$write("tagged St ", "");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0$mmioToPlatform_cRq_first[150:149] != 2'd0 &&
core_0$mmioToPlatform_cRq_first[150:149] != 2'd1 &&
core_0$mmioToPlatform_cRq_first[150:149] != 2'd2)
$write("tagged Amo ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0$mmioToPlatform_cRq_first[150:149] == 2'd0)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0$mmioToPlatform_cRq_first[150:149] == 2'd1)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0$mmioToPlatform_cRq_first[150:149] == 2'd2)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
mmioPlatform_mtip_0_00_OR_NOT_mmioPlatform_mti_ETC___d586)
$write("Swap");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
mmioPlatform_mtip_0_00_OR_NOT_mmioPlatform_mti_ETC___d592)
$write("Add");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
mmioPlatform_mtip_0_00_OR_NOT_mmioPlatform_mti_ETC___d598)
$write("Xor");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
mmioPlatform_mtip_0_00_OR_NOT_mmioPlatform_mti_ETC___d604)
$write("And");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
mmioPlatform_mtip_0_00_OR_NOT_mmioPlatform_mti_ETC___d610)
$write("Or");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
mmioPlatform_mtip_0_00_OR_NOT_mmioPlatform_mti_ETC___d616)
$write("Min");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
mmioPlatform_mtip_0_00_OR_NOT_mmioPlatform_mti_ETC___d622)
$write("Max");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
mmioPlatform_mtip_0_00_OR_NOT_mmioPlatform_mti_ETC___d628)
$write("Minu");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
mmioPlatform_mtip_0_00_OR_NOT_mmioPlatform_mti_ETC___d634)
$write("Maxu");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
mmioPlatform_mtip_0_00_OR_NOT_mmioPlatform_mti_ETC___d656)
$write("None");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write(", ", "byteEn: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0$mmioToPlatform_cRq_first[129])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
!core_0$mmioToPlatform_cRq_first[129])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0$mmioToPlatform_cRq_first[130])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
!core_0$mmioToPlatform_cRq_first[130])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0$mmioToPlatform_cRq_first[131])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
!core_0$mmioToPlatform_cRq_first[131])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0$mmioToPlatform_cRq_first[132])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
!core_0$mmioToPlatform_cRq_first[132])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0$mmioToPlatform_cRq_first[133])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
!core_0$mmioToPlatform_cRq_first[133])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0$mmioToPlatform_cRq_first[134])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
!core_0$mmioToPlatform_cRq_first[134])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0$mmioToPlatform_cRq_first[135])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
!core_0$mmioToPlatform_cRq_first[135])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0$mmioToPlatform_cRq_first[136])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
!core_0$mmioToPlatform_cRq_first[136])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0$mmioToPlatform_cRq_first[137])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
!core_0$mmioToPlatform_cRq_first[137])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0$mmioToPlatform_cRq_first[138])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
!core_0$mmioToPlatform_cRq_first[138])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0$mmioToPlatform_cRq_first[139])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
!core_0$mmioToPlatform_cRq_first[139])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0$mmioToPlatform_cRq_first[140])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
!core_0$mmioToPlatform_cRq_first[140])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0$mmioToPlatform_cRq_first[141])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
!core_0$mmioToPlatform_cRq_first[141])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0$mmioToPlatform_cRq_first[142])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
!core_0$mmioToPlatform_cRq_first[142])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0$mmioToPlatform_cRq_first[143])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
!core_0$mmioToPlatform_cRq_first[143])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0$mmioToPlatform_cRq_first[144])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
!core_0$mmioToPlatform_cRq_first[144])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write(", ", "data: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write("TaggedData { ", "tag: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0$mmioToPlatform_cRq_first[128])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
!core_0$mmioToPlatform_cRq_first[128])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write(", ", "data: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write("'h%h", core_0$mmioToPlatform_cRq_first[63:0], " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write("'h%h", core_0$mmioToPlatform_cRq_first[127:64], " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write(" }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write(" }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write("\n");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write(" req type ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
mmioPlatform_mtip_0_00_OR_NOT_mmioPlatform_mti_ETC___d762)
$write("tagged MSIP ", "'h%h", 1'd0);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0_mmioToPlatform_cRq_notEmpty__09_AND_cor_ETC___d766)
$write("tagged MTimeCmp ", "'h%h", 1'd0);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d771)
$write("tagged MTime ", "");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d777)
$write("tagged ToHost ", "");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
(core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d525 ||
!core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d527) &&
core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d783)
$write("tagged FromHost ", "");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty &&
(core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d525 ||
!core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d527) &&
core_0_mmioToPlatform_cRq_first__23_BITS_214_T_ETC___d790)
$write("tagged MMIO_Fabric_Adapter ",
"'h%h",
core_0$mmioToPlatform_cRq_first[214:151]);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_selectReq &&
(mmioPlatform_mtip_0 ||
!mmioPlatform_mtimecmp_0_01_ULE_mmioPlatform_mt_ETC___d502) &&
core_0$mmioToPlatform_cRq_notEmpty)
$write("\n");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitTimerInterruptDone)
$write("[Platform - Done] timer interrupt", ", mtip ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitTimerInterruptDone) $write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitTimerInterruptDone &&
mmioPlatform_mtip_0)
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitTimerInterruptDone &&
!mmioPlatform_mtip_0)
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitTimerInterruptDone) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitTimerInterruptDone) $write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitTimerInterruptDone) $write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitTimerInterruptDone)
$write(", waitCRs ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitTimerInterruptDone) $write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitTimerInterruptDone &&
mmioPlatform_waitMTIPCRs)
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitTimerInterruptDone &&
!mmioPlatform_waitMTIPCRs)
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitTimerInterruptDone) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitTimerInterruptDone) $write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitTimerInterruptDone) $write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitTimerInterruptDone) $write("\n");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processMSIP &&
mmioPlatform_reqFunc[5:4] == 2'd0)
$display("[Platform - process msip] cannot do inst fetch");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processMSIP &&
mmioPlatform_reqFunc[5:4] != 2'd0 &&
mmioPlatform_reqBE[4])
$display("[Platform - process msip] access invalid core");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processMSIP &&
mmioPlatform_reqFunc[5:4] != 2'd0 &&
!mmioPlatform_reqBE[4] &&
mmioPlatform_reqFunc[5:4] != 2'd1 &&
mmioPlatform_reqFunc[5:4] != 2'd2 &&
!mmioPlatform_reqBE[0])
$display("[Platform - process msip] access nothing");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitMSIPDone)
$display("[Platform - msip done] lower %x, upper %x",
lower_data__h44540,
upper_data__h44541);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processMTimeCmp &&
mmioPlatform_reqFunc[5:4] == 2'd0)
$display("[Platform - process mtimecmp] cannot do inst fetch");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processMTimeCmp &&
mmioPlatform_reqFunc[5:4] == 2'd1)
$display("[Platform - process mtimecmp] read done, data %x",
mmioPlatform_mtimecmp_0);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processMTimeCmp &&
NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d995)
$write("[Platform - process mtimecmp] ", "no change to mtip ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processMTimeCmp &&
NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d995)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processMTimeCmp &&
mmioPlatform_reqFunc[5:4] != 2'd0 &&
mmioPlatform_reqFunc[5:4] != 2'd1 &&
IF_NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05__ETC___d959 &&
mmioPlatform_mtip_0)
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processMTimeCmp &&
mmioPlatform_reqFunc[5:4] != 2'd0 &&
mmioPlatform_reqFunc[5:4] != 2'd1 &&
!IF_NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05__ETC___d959 &&
!mmioPlatform_mtip_0)
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processMTimeCmp &&
NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d995)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processMTimeCmp &&
NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d995)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processMTimeCmp &&
NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d995)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processMTimeCmp &&
NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d995)
$write(", mtime %x", mmioPlatform_mtime, ", old mtimecmp ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processMTimeCmp &&
NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d995)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processMTimeCmp &&
NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d995)
$write("'h%h", mmioPlatform_mtimecmp_0, " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processMTimeCmp &&
NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d995)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processMTimeCmp &&
NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d995)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processMTimeCmp &&
NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d995)
$write(", new mtimecmp[%d] %x", 1'd0, newData__h45239, "\n");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitMTimeCmpDone)
$write("[Platform - mtimecmp done]",
", mtime %x",
mmioPlatform_mtime,
", mtimecmp ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitMTimeCmpDone) $write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitMTimeCmpDone)
$write("'h%h", mmioPlatform_mtimecmp_0, " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitMTimeCmpDone) $write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitMTimeCmpDone) $write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitMTimeCmpDone) $write(", mtip ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitMTimeCmpDone) $write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitMTimeCmpDone && mmioPlatform_mtip_0)
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitMTimeCmpDone && !mmioPlatform_mtip_0)
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitMTimeCmpDone) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitMTimeCmpDone) $write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitMTimeCmpDone) $write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitMTimeCmpDone) $write("\n");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processMTime &&
mmioPlatform_reqFunc[5:4] == 2'd0)
$display("[Platform - process mtime] cannot do inst fetch");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processMTime &&
mmioPlatform_reqFunc[5:4] == 2'd1)
$display("[Platform - process mtime] read done, data %x",
mmioPlatform_mtime);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processMTime &&
NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d1067)
$write("[Platform - process mtime] ", "no change to mtip ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processMTime &&
NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d1067)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processMTime &&
mmioPlatform_reqFunc[5:4] != 2'd0 &&
mmioPlatform_reqFunc[5:4] != 2'd1 &&
mmioPlatform_mtimecmp_0_01_ULE_IF_NOT_mmioPlat_ETC___d1031 &&
mmioPlatform_mtip_0)
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processMTime &&
mmioPlatform_reqFunc[5:4] != 2'd0 &&
mmioPlatform_reqFunc[5:4] != 2'd1 &&
!mmioPlatform_mtimecmp_0_01_ULE_IF_NOT_mmioPlat_ETC___d1031 &&
!mmioPlatform_mtip_0)
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processMTime &&
NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d1067)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processMTime &&
NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d1067)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processMTime &&
NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d1067)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processMTime &&
NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d1067)
$write(", new mtime %x", newData__h53340, ", mtimecmp ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processMTime &&
NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d1067)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processMTime &&
NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d1067)
$write("'h%h", mmioPlatform_mtimecmp_0, " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processMTime &&
NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d1067)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processMTime &&
NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d1067)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processMTime &&
NOT_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ__ETC___d1067)
$write("\n");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitMTimeDone)
$write("[Platform - mtime done]",
", mtime %x",
mmioPlatform_mtime,
", mtimecmp ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitMTimeDone) $write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitMTimeDone)
$write("'h%h", mmioPlatform_mtimecmp_0, " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitMTimeDone) $write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitMTimeDone) $write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitMTimeDone) $write(", mtip ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitMTimeDone) $write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitMTimeDone && mmioPlatform_mtip_0)
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitMTimeDone && !mmioPlatform_mtip_0)
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitMTimeDone) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitMTimeDone) $write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitMTimeDone) $write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_waitMTimeDone) $write("\n");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processToHost &&
mmioPlatform_reqFunc[5:4] == 2'd0)
$display("[Platform - process tohost] cannot do inst fetch");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processToHost &&
mmioPlatform_reqFunc[5:4] == 2'd2 &&
!mmioPlatform_toHostQ_empty)
$fdisplay(32'h80000002, "\n%m: ASSERT FAIL!!");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processToHost &&
mmioPlatform_reqFunc[5:4] != 2'd0 &&
mmioPlatform_reqFunc[5:4] != 2'd2 &&
mmioPlatform_reqFunc[5:4] != 2'd1)
$fdisplay(32'h80000002, "\n%m: ASSERT FAIL!!");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processToHost &&
mmioPlatform_reqFunc[5:4] != 2'd0)
$write("[Platform - process tohost] resp ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processToHost &&
mmioPlatform_reqFunc[5:4] != 2'd0)
$write("MMIODataPRs { ", "valid: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processToHost &&
mmioPlatform_reqFunc[5:4] != 2'd0 &&
((mmioPlatform_reqFunc[5:4] == 2'd2) ?
!mmioPlatform_toHostQ_empty :
mmioPlatform_reqFunc[5:4] != 2'd1))
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processToHost &&
mmioPlatform_reqFunc[5:4] != 2'd0 &&
IF_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_2_ETC___d1102)
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processToHost &&
mmioPlatform_reqFunc[5:4] != 2'd0)
$write(", ", "data: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processToHost &&
mmioPlatform_reqFunc[5:4] != 2'd0)
$write("TaggedData { ", "tag: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processToHost &&
mmioPlatform_reqFunc[5:4] != 2'd0)
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processToHost &&
mmioPlatform_reqFunc[5:4] != 2'd0)
$write(", ", "data: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processToHost &&
mmioPlatform_reqFunc[5:4] != 2'd0)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processToHost &&
mmioPlatform_reqFunc[5:4] != 2'd0)
$write("'h%h",
IF_mmioPlatform_toHostQ_empty_16_OR_mmioPlatfo_ETC___d1108,
" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processToHost &&
mmioPlatform_reqFunc[5:4] != 2'd0)
$write("'h%h",
IF_mmioPlatform_toHostQ_empty_16_THEN_0_ELSE_I_ETC___d1106,
" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processToHost &&
mmioPlatform_reqFunc[5:4] != 2'd0)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processToHost &&
mmioPlatform_reqFunc[5:4] != 2'd0)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processToHost &&
mmioPlatform_reqFunc[5:4] != 2'd0)
$write(" }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processToHost &&
mmioPlatform_reqFunc[5:4] != 2'd0)
$write(" }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processToHost &&
mmioPlatform_reqFunc[5:4] != 2'd0)
$write("\n");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processFromHost &&
mmioPlatform_reqFunc[5:4] == 2'd0)
$display("[Platform - process fromhost] cannot do inst fetch");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processFromHost &&
mmioPlatform_reqFunc[5:4] == 2'd2 &&
mmioPlatform_fromHostQ_empty &&
x__h73774 != 64'd0)
$fdisplay(32'h80000002, "\n%m: ASSERT FAIL!!");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processFromHost &&
mmioPlatform_reqFunc[5:4] == 2'd2 &&
!mmioPlatform_fromHostQ_empty &&
x__h68559 != 64'd0)
$fdisplay(32'h80000002, "\n%m: ASSERT FAIL!!");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processFromHost &&
mmioPlatform_reqFunc[5:4] != 2'd0 &&
mmioPlatform_reqFunc[5:4] != 2'd2 &&
mmioPlatform_reqFunc[5:4] != 2'd1)
$fdisplay(32'h80000002, "\n%m: ASSERT FAIL!!");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processFromHost &&
mmioPlatform_reqFunc[5:4] != 2'd0)
$write("[Platform - process fromhost] resp ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processFromHost &&
mmioPlatform_reqFunc[5:4] != 2'd0)
$write("MMIODataPRs { ", "valid: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processFromHost &&
mmioPlatform_reqFunc[5:4] != 2'd0 &&
IF_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_2_ETC___d1180)
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processFromHost &&
mmioPlatform_reqFunc[5:4] != 2'd0 &&
IF_mmioPlatform_reqFunc_04_BITS_5_TO_4_05_EQ_2_ETC___d1159)
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processFromHost &&
mmioPlatform_reqFunc[5:4] != 2'd0)
$write(", ", "data: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processFromHost &&
mmioPlatform_reqFunc[5:4] != 2'd0)
$write("TaggedData { ", "tag: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processFromHost &&
mmioPlatform_reqFunc[5:4] != 2'd0)
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processFromHost &&
mmioPlatform_reqFunc[5:4] != 2'd0)
$write(", ", "data: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processFromHost &&
mmioPlatform_reqFunc[5:4] != 2'd0)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processFromHost &&
mmioPlatform_reqFunc[5:4] != 2'd0)
$write("'h%h",
IF_mmioPlatform_fromHostQ_empty_82_OR_mmioPlat_ETC___d1164,
" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processFromHost &&
mmioPlatform_reqFunc[5:4] != 2'd0)
$write("'h%h",
IF_mmioPlatform_fromHostQ_empty_82_THEN_0_ELSE_ETC___d1162,
" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processFromHost &&
mmioPlatform_reqFunc[5:4] != 2'd0)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processFromHost &&
mmioPlatform_reqFunc[5:4] != 2'd0)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processFromHost &&
mmioPlatform_reqFunc[5:4] != 2'd0)
$write(" }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processFromHost &&
mmioPlatform_reqFunc[5:4] != 2'd0)
$write(" }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_processFromHost &&
mmioPlatform_reqFunc[5:4] != 2'd0)
$write("\n");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req)
$display("MMIOPlatform.rl_mmio_to_fabric_req");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req)
$write("MMIOCRq { ", "addr: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req)
$write("'h%h", mmioPlatform_curReq[63:0]);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req)
$write(", ", "func: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
mmioPlatform_reqFunc[5:4] == 2'd0)
$write("tagged Inst ", "'h%h", mmioPlatform_reqFunc[0]);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
mmioPlatform_reqFunc[5:4] == 2'd1)
$write("tagged Ld ", "");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
mmioPlatform_reqFunc[5:4] == 2'd2)
$write("tagged St ", "");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
mmioPlatform_reqFunc[5:4] == 2'd0)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
mmioPlatform_reqFunc[5:4] == 2'd1)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
mmioPlatform_reqFunc[5:4] == 2'd2)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
mmioPlatform_reqFunc[5:4] != 2'd0 &&
mmioPlatform_reqFunc[5:4] != 2'd1 &&
mmioPlatform_reqFunc[5:4] != 2'd2 &&
mmioPlatform_reqFunc[3:0] == 4'd0)
$write("Swap");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
mmioPlatform_reqFunc[5:4] != 2'd0 &&
mmioPlatform_reqFunc[5:4] != 2'd1 &&
mmioPlatform_reqFunc[5:4] != 2'd2 &&
mmioPlatform_reqFunc[3:0] == 4'd1)
$write("Add");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
mmioPlatform_reqFunc[5:4] != 2'd0 &&
mmioPlatform_reqFunc[5:4] != 2'd1 &&
mmioPlatform_reqFunc[5:4] != 2'd2 &&
mmioPlatform_reqFunc[3:0] == 4'd2)
$write("Xor");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
mmioPlatform_reqFunc[5:4] != 2'd0 &&
mmioPlatform_reqFunc[5:4] != 2'd1 &&
mmioPlatform_reqFunc[5:4] != 2'd2 &&
mmioPlatform_reqFunc[3:0] == 4'd3)
$write("And");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
mmioPlatform_reqFunc[5:4] != 2'd0 &&
mmioPlatform_reqFunc[5:4] != 2'd1 &&
mmioPlatform_reqFunc[5:4] != 2'd2 &&
mmioPlatform_reqFunc[3:0] == 4'd4)
$write("Or");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
mmioPlatform_reqFunc[5:4] != 2'd0 &&
mmioPlatform_reqFunc[5:4] != 2'd1 &&
mmioPlatform_reqFunc[5:4] != 2'd2 &&
mmioPlatform_reqFunc[3:0] == 4'd5)
$write("Min");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
mmioPlatform_reqFunc[5:4] != 2'd0 &&
mmioPlatform_reqFunc[5:4] != 2'd1 &&
mmioPlatform_reqFunc[5:4] != 2'd2 &&
mmioPlatform_reqFunc[3:0] == 4'd6)
$write("Max");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
mmioPlatform_reqFunc[5:4] != 2'd0 &&
mmioPlatform_reqFunc[5:4] != 2'd1 &&
mmioPlatform_reqFunc[5:4] != 2'd2 &&
mmioPlatform_reqFunc[3:0] == 4'd7)
$write("Minu");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
mmioPlatform_reqFunc[5:4] != 2'd0 &&
mmioPlatform_reqFunc[5:4] != 2'd1 &&
mmioPlatform_reqFunc[5:4] != 2'd2 &&
mmioPlatform_reqFunc[3:0] == 4'd8)
$write("Maxu");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
mmioPlatform_reqFunc[5:4] != 2'd0 &&
mmioPlatform_reqFunc[5:4] != 2'd1 &&
mmioPlatform_reqFunc[5:4] != 2'd2 &&
mmioPlatform_reqFunc[3:0] != 4'd0 &&
mmioPlatform_reqFunc[3:0] != 4'd1 &&
mmioPlatform_reqFunc[3:0] != 4'd2 &&
mmioPlatform_reqFunc[3:0] != 4'd3 &&
mmioPlatform_reqFunc[3:0] != 4'd4 &&
mmioPlatform_reqFunc[3:0] != 4'd5 &&
mmioPlatform_reqFunc[3:0] != 4'd6 &&
mmioPlatform_reqFunc[3:0] != 4'd7 &&
mmioPlatform_reqFunc[3:0] != 4'd8)
$write("None");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req)
$write(", ", "byteEn: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req) $write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
mmioPlatform_reqBE[0])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
!mmioPlatform_reqBE[0])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
mmioPlatform_reqBE[1])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
!mmioPlatform_reqBE[1])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
mmioPlatform_reqBE[2])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
!mmioPlatform_reqBE[2])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
mmioPlatform_reqBE[3])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
!mmioPlatform_reqBE[3])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
mmioPlatform_reqBE[4])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
!mmioPlatform_reqBE[4])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
mmioPlatform_reqBE[5])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
!mmioPlatform_reqBE[5])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
mmioPlatform_reqBE[6])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
!mmioPlatform_reqBE[6])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
mmioPlatform_reqBE[7])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
!mmioPlatform_reqBE[7])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
mmioPlatform_reqBE[8])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
!mmioPlatform_reqBE[8])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
mmioPlatform_reqBE[9])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
!mmioPlatform_reqBE[9])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
mmioPlatform_reqBE[10])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
!mmioPlatform_reqBE[10])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
mmioPlatform_reqBE[11])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
!mmioPlatform_reqBE[11])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
mmioPlatform_reqBE[12])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
!mmioPlatform_reqBE[12])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
mmioPlatform_reqBE[13])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
!mmioPlatform_reqBE[13])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
mmioPlatform_reqBE[14])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
!mmioPlatform_reqBE[14])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
mmioPlatform_reqBE[15])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
!mmioPlatform_reqBE[15])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req) $write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req) $write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req)
$write(", ", "data: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req)
$write("TaggedData { ", "tag: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
mmioPlatform_reqData[128])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req &&
!mmioPlatform_reqData[128])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req)
$write(", ", "data: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req) $write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req)
$write("'h%h", mmioPlatform_reqData[63:0], " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req)
$write("'h%h", mmioPlatform_reqData[127:64], " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req) $write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req) $write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req) $write(" }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req) $write(" }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_req) $write("\n");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_rsp)
$display("MMIOPlatform.rl_mmio_from_fabric_rsp");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_rsp) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_rsp)
$write("tagged DataAccess ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_rsp)
$write("MMIODataPRs { ", "valid: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_rsp &&
mmio_axi4_adapter_f_rsps_to_core$D_OUT[129])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_rsp &&
!mmio_axi4_adapter_f_rsps_to_core$D_OUT[129])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_rsp)
$write(", ", "data: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_rsp)
$write("TaggedData { ", "tag: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_rsp &&
mmio_axi4_adapter_f_rsps_to_core$D_OUT[128])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_rsp &&
!mmio_axi4_adapter_f_rsps_to_core$D_OUT[128])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_rsp)
$write(", ", "data: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_rsp) $write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_rsp)
$write("'h%h", mmio_axi4_adapter_f_rsps_to_core$D_OUT[63:0], " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_rsp)
$write("'h%h", mmio_axi4_adapter_f_rsps_to_core$D_OUT[127:64], " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_rsp) $write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_rsp) $write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_rsp) $write(" }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_rsp) $write(" }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_rsp) $write("\n");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req)
$display("MMIOPlatform.rl_mmio_to_fabric_amo_req: addr 0x%0h",
mmioPlatform_curReq[63:0]);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req)
$write("MMIOCRq { ", "addr: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req)
$write("'h%h", mmioPlatform_curReq[63:0]);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req)
$write(", ", "func: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req)
$write("tagged Ld ", "");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req)
$write(", ", "byteEn: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req) $write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req) $write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req) $write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req)
$write(", ", "data: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req)
$write("TaggedData { ", "tag: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req)
$write(", ", "data: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req) $write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req)
$write("'h%h",
64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req)
$write("'h%h",
64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req) $write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req) $write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req) $write(" }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req) $write(" }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_amo_req) $write("\n");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req)
$display("MMIOPlatform.rl_mmio_to_fabric_ifetch_req: addr 0x%0h fetchingWay %0d",
mmioPlatform_curReq[63:0],
mmioPlatform_fetchingWay);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req)
$write("MMIOCRq { ", "addr: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req)
$write("'h%h", addr1__h90785);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req)
$write(", ", "func: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req)
$write("tagged Ld ", "");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req)
$write(", ", "byteEn: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req) $write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req) $write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req)
$write(", ", "data: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req)
$write("TaggedData { ", "tag: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req)
$write(", ", "data: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req)
$write("'h%h",
64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req)
$write("'h%h",
64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req) $write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req)
$write(" }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req)
$write(" }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_to_fabric_ifetch_req)
$write("\n");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp &&
mmio_axi4_adapter_f_rsps_to_core$D_OUT[129] &&
mmioPlatform_fetchingWay_372_ULT_mmioPlatform__ETC___d1381)
$display("MMIOPlatform.rl_mmio_from_fabric_ifetch_rsp:");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp &&
mmio_axi4_adapter_f_rsps_to_core$D_OUT[129] &&
mmioPlatform_fetchingWay_372_ULT_mmioPlatform__ETC___d1381)
$display(" fetchingWay %0d instSel %0d inst 0x%0h",
mmioPlatform_fetchingWay,
mmioPlatform_instSel,
SEL_ARR_mmio_axi4_adapter_f_rsps_to_core_first_ETC___d1393);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp &&
mmio_axi4_adapter_f_rsps_to_core$D_OUT[129] &&
!mmioPlatform_fetchingWay_372_ULT_mmioPlatform__ETC___d1381)
$display("MMIOPlatform.rl_mmio_from_fabric_ifetch_rsp: final resp to core:");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp &&
mmio_axi4_adapter_f_rsps_to_core$D_OUT[129] &&
!mmioPlatform_fetchingWay_372_ULT_mmioPlatform__ETC___d1381)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp &&
mmio_axi4_adapter_f_rsps_to_core$D_OUT[129] &&
!mmioPlatform_fetchingWay_372_ULT_mmioPlatform__ETC___d1381)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp &&
mmio_axi4_adapter_f_rsps_to_core$D_OUT[129] &&
!mmioPlatform_fetchingWay_372_ULT_mmioPlatform__ETC___d1381)
$write("tagged Valid ",
"'h%h",
IF_mmioPlatform_fetchingWay_372_THEN_mmioPlatf_ETC___d1398);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp &&
mmio_axi4_adapter_f_rsps_to_core$D_OUT[129] &&
!mmioPlatform_fetchingWay_372_ULT_mmioPlatform__ETC___d1381)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp &&
mmio_axi4_adapter_f_rsps_to_core$D_OUT[129] &&
!mmioPlatform_fetchingWay_372_ULT_mmioPlatform__ETC___d1381 &&
mmioPlatform_fetchingWay)
$write("tagged Valid ",
"'h%h",
SEL_ARR_mmio_axi4_adapter_f_rsps_to_core_first_ETC___d1393);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp &&
mmio_axi4_adapter_f_rsps_to_core$D_OUT[129] &&
!mmioPlatform_fetchingWay_372_ULT_mmioPlatform__ETC___d1381 &&
!mmioPlatform_fetchingWay)
$write("tagged Invalid ", "");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp &&
mmio_axi4_adapter_f_rsps_to_core$D_OUT[129] &&
!mmioPlatform_fetchingWay_372_ULT_mmioPlatform__ETC___d1381)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp &&
mmio_axi4_adapter_f_rsps_to_core$D_OUT[129] &&
!mmioPlatform_fetchingWay_372_ULT_mmioPlatform__ETC___d1381)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp &&
mmio_axi4_adapter_f_rsps_to_core$D_OUT[129] &&
!mmioPlatform_fetchingWay_372_ULT_mmioPlatform__ETC___d1381)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp &&
mmio_axi4_adapter_f_rsps_to_core$D_OUT[129] &&
!mmioPlatform_fetchingWay_372_ULT_mmioPlatform__ETC___d1381)
$write("\n");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp &&
!mmio_axi4_adapter_f_rsps_to_core$D_OUT[129])
$display("MMIOPlatform.rl_mmio_from_fabric_ifetch_rsp: access fault; final resp to core:");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp &&
!mmio_axi4_adapter_f_rsps_to_core$D_OUT[129])
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp &&
!mmio_axi4_adapter_f_rsps_to_core$D_OUT[129])
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp &&
!mmio_axi4_adapter_f_rsps_to_core$D_OUT[129] &&
mmioPlatform_fetchingWay)
$write("tagged Valid ", "'h%h", mmioPlatform_fetchedInsts_0);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp &&
!mmio_axi4_adapter_f_rsps_to_core$D_OUT[129] &&
!mmioPlatform_fetchingWay)
$write("tagged Invalid ", "");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp &&
!mmio_axi4_adapter_f_rsps_to_core$D_OUT[129])
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp &&
!mmio_axi4_adapter_f_rsps_to_core$D_OUT[129])
$write("tagged Invalid ", "");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp &&
!mmio_axi4_adapter_f_rsps_to_core$D_OUT[129])
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp &&
!mmio_axi4_adapter_f_rsps_to_core$D_OUT[129])
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp &&
!mmio_axi4_adapter_f_rsps_to_core$D_OUT[129])
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_mmioPlatform_rl_mmio_from_fabric_ifetch_rsp &&
!mmio_axi4_adapter_f_rsps_to_core$D_OUT[129])
$write("\n");
if (RST_N != `BSV_RESET_VALUE)
if (!llc_mem_server_enqDst_0_rl[65] &&
IF_llc_mem_server_propDstIdx_0_lat_0_whas__115_ETC___d2118 &&
!CAN_FIRE_RL_llc_mem_server_srcPropose &&
!llc_mem_server_propDstIdx_0_rl)
$fdisplay(32'h80000002, "\n%m: ASSERT FAIL!!");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_mem_server_sendStRespToTlb)
$fdisplay(32'h80000002, "\n%m: ASSERT FAIL!!");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_awSynth_snk_warnDoPut)
$display("WARNING: %m - putting into a Sink that can't be put into");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_wSynth_snk_warnDoPut)
$display("WARNING: %m - putting into a Sink that can't be put into");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_arSynth_snk_warnDoPut)
$display("WARNING: %m - putting into a Sink that can't be put into");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_bSynth_src_warnDoDrop)
$display("WARNING: %m - dropping from Source that can't be dropped from");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_mem_server_axi4_slave_xactor_slvSynth_rSynth_src_warnDoDrop)
$display("WARNING: %m - dropping from Source that can't be dropped from");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
begin
v__h204176 = $stime;
#0;
end
v__h204170 = v__h204176 / 32'd10;
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$display("%d: LLC_AXI4_Adapter.rl_handle_write_req: Wb request from LLC to memory:",
v__h204170);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write("WbMemRs { ", "addr: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write("'h%h", llc$to_mem_toM_first[643:580]);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(", ", "byteEn: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[516])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[516])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[517])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[517])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[518])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[518])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[519])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[519])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[520])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[520])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[521])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[521])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[522])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[522])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[523])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[523])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[524])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[524])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[525])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[525])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[526])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[526])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[527])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[527])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[528])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[528])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[529])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[529])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[530])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[530])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[531])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[531])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[532])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[532])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[533])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[533])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[534])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[534])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[535])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[535])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[536])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[536])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[537])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[537])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[538])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[538])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[539])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[539])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[540])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[540])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[541])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[541])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[542])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[542])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[543])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[543])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[544])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[544])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[545])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[545])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[546])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[546])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[547])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[547])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[548])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[548])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[549])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[549])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[550])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[550])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[551])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[551])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[552])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[552])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[553])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[553])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[554])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[554])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[555])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[555])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[556])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[556])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[557])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[557])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[558])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[558])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[559])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[559])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[560])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[560])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[561])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[561])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[562])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[562])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[563])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[563])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[564])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[564])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[565])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[565])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[566])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[566])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[567])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[567])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[568])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[568])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[569])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[569])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[570])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[570])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[571])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[571])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[572])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[572])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[573])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[573])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[574])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[574])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[575])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[575])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[576])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[576])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[577])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[577])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[578])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[578])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[579])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[579])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(", ", "data: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write("CLine { ", "tag: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[512])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[512])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[513])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[513])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[514])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[514])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc$to_mem_toM_first[515])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
!llc$to_mem_toM_first[515])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(", ", "data: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write("'h%h", llc$to_mem_toM_first[63:0], " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write("'h%h", llc$to_mem_toM_first[127:64], " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write("'h%h", llc$to_mem_toM_first[191:128], " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write("'h%h", llc$to_mem_toM_first[255:192], " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write("'h%h", llc$to_mem_toM_first[319:256], " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write("'h%h", llc$to_mem_toM_first[383:320], " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write("'h%h", llc$to_mem_toM_first[447:384], " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write("'h%h", llc$to_mem_toM_first[511:448], " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write(" }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0)
$write("\n");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc_axi4_adapter_ctr_wr_rsps_pending_crg == 4'd15)
begin
v__h217894 = $stime;
#0;
end
v__h217888 = v__h217894 / 32'd10;
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc_axi4_adapter_ctr_wr_rsps_pending_crg == 4'd15)
$display("%0d: ERROR: CreditCounter: overflow", v__h217888);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_write_req &&
llc_axi4_adapter_rg_wr_req_beat == 3'd0 &&
llc_axi4_adapter_ctr_wr_rsps_pending_crg == 4'd15)
$finish(32'd1);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0)
begin
v__h194077 = $stime;
#0;
end
v__h194071 = v__h194077 / 32'd10;
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0)
$display("%0d: LLC_AXI4_Adapter.rl_handle_read_req: Ld request from LLC to memory",
v__h194071);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0)
$write("LdMemRq { ", "addr: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0)
$write("'h%h", llc$to_mem_toM_first[68:5]);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "child: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "id: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0)
$write("LdMemRqId { ", "refill: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
llc$to_mem_toM_first[4])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0 &&
!llc$to_mem_toM_first[4])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0)
$write(", ", "mshrIdx: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0)
$write("'h%h", llc$to_mem_toM_first[3:0], " }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0)
$write(" }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
llc_axi4_adapter_cfg_verbosity != 4'd0)
$write("\n");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("AXI4_ARFlit { ", "arid: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("'h%h", 5'd0);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(", ", "araddr: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("'h%h", line_addr__h194213);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(", ", "arlen: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("'h%h", 8'd7);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(", ", "arsize: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("AXI4_Size { ", "val: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("'h%h", 3'b011, " }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(", ", "arburst: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("INCR");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(", ", "arlock: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("NORMAL");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(", ", "arcache: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("'h%h", 4'b0);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(", ", "arprot: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("'h%h", 3'd0);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(", ", "arqos: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("'h%h", 4'd0);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(", ", "arregion: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("'h%h", 4'd0);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(", ", "aruser: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("'h%h", 1'd0, " }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_req &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("\n");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_master_xactor_master_awSynth_src_warnDoDrop)
$display("WARNING: %m - dropping from Source that can't be dropped from");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_master_xactor_master_wSynth_src_warnDoDrop)
$display("WARNING: %m - dropping from Source that can't be dropped from");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_master_xactor_master_bSynth_snk_warnDoPut)
$display("WARNING: %m - putting into a Sink that can't be put into");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_discard_write_rsp &&
llc_axi4_adapter_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd0)
begin
v__h225562 = $stime;
#0;
end
v__h225556 = v__h225562 / 32'd10;
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_discard_write_rsp &&
llc_axi4_adapter_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd0)
$display("%0d: LLC_AXI4_Adapter.rl_discard_write_rsp: fabric response error: exit",
v__h225556);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_discard_write_rsp &&
llc_axi4_adapter_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_discard_write_rsp &&
llc_axi4_adapter_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd0)
$write("AXI4_BFlit { ", "bid: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_discard_write_rsp &&
llc_axi4_adapter_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd0)
$write("'h%h",
llc_axi4_adapter_master_xactor_shim_bff_rv$port1__read[6:2]);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_discard_write_rsp &&
llc_axi4_adapter_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd0)
$write(", ", "bresp: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_discard_write_rsp &&
llc_axi4_adapter_master_xactor_shim_bff_rv$port1__read[1:0] == 2'd1)
$write("EXOKAY");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_discard_write_rsp &&
llc_axi4_adapter_master_xactor_shim_bff_rv$port1__read[1:0] == 2'd2)
$write("SLVERR");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_discard_write_rsp &&
llc_axi4_adapter_master_xactor_shim_bff_rv$port1__read[1:0] !=
2'd0 &&
llc_axi4_adapter_master_xactor_shim_bff_rv$port1__read[1:0] !=
2'd1 &&
llc_axi4_adapter_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd2)
$write("DECERR");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_discard_write_rsp &&
llc_axi4_adapter_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd0)
$write(", ", "buser: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_discard_write_rsp &&
llc_axi4_adapter_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd0)
$write("'h%h", 1'd0, " }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_discard_write_rsp &&
llc_axi4_adapter_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd0)
$write("\n");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_discard_write_rsp &&
llc_axi4_adapter_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd0)
$finish(32'd1);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_master_xactor_master_arSynth_src_warnDoDrop)
$display("WARNING: %m - dropping from Source that can't be dropped from");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_master_xactor_master_rSynth_snk_warnDoPut)
$display("WARNING: %m - putting into a Sink that can't be put into");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
begin
v__h194666 = $stime;
#0;
end
v__h194660 = v__h194666 / 32'd10;
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$display("%0d: LLC_AXI4_Adapter.rl_handle_read_rsps: beat %0d ",
v__h194660,
llc_axi4_adapter_rg_rd_rsp_beat);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("AXI4_RFlit { ", "rid: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("'h%h",
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[72:68]);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(", ", "rdata: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("'h%h",
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[67:4]);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(", ", "rresp: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261 &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[3:2] == 2'd0)
$write("OKAY");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261 &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[3:2] == 2'd1)
$write("EXOKAY");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261 &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[3:2] == 2'd2)
$write("SLVERR");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261 &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[3:2] !=
2'd0 &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[3:2] !=
2'd1 &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[3:2] != 2'd2)
$write("DECERR");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(", ", "rlast: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261 &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261 &&
!llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(", ", "ruser: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("'h%h",
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[0],
" }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("\n");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[3:2] != 2'd0)
begin
v__h194852 = $stime;
#0;
end
v__h194846 = v__h194852 / 32'd10;
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[3:2] != 2'd0)
$display("%0d: LLC_AXI4_Adapter.rl_handle_read_rsp: fabric response error; exit",
v__h194846);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[3:2] != 2'd0)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[3:2] != 2'd0)
$write("AXI4_RFlit { ", "rid: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[3:2] != 2'd0)
$write("'h%h",
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[72:68]);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[3:2] != 2'd0)
$write(", ", "rdata: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[3:2] != 2'd0)
$write("'h%h",
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[67:4]);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[3:2] != 2'd0)
$write(", ", "rresp: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[3:2] == 2'd1)
$write("EXOKAY");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[3:2] == 2'd2)
$write("SLVERR");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[3:2] !=
2'd0 &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[3:2] !=
2'd1 &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[3:2] != 2'd2)
$write("DECERR");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[3:2] != 2'd0)
$write(", ", "rlast: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[3:2] !=
2'd0 &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[3:2] !=
2'd0 &&
!llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[3:2] != 2'd0)
$write(", ", "ruser: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[3:2] != 2'd0)
$write("'h%h",
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[0],
" }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[3:2] != 2'd0)
$write("\n");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[3:2] != 2'd0)
$finish(32'd1);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(" Response to LLC: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("MemRsMsg { ", "data: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("CLine { ", "tag: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv_por_ETC___d2319)
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv_por_ETC___d2322)
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv_por_ETC___d2327)
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv_por_ETC___d2330)
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv_por_ETC___d2335)
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv_por_ETC___d2338)
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2341)
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2344)
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(", ", "data: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("'h%h", llc_axi4_adapter_rg_cline[127:64], " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("'h%h", llc_axi4_adapter_rg_cline[191:128], " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("'h%h", llc_axi4_adapter_rg_cline[255:192], " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("'h%h", llc_axi4_adapter_rg_cline[319:256], " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("'h%h", llc_axi4_adapter_rg_cline[383:320], " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("'h%h", llc_axi4_adapter_rg_cline[447:384], " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("<V ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("'h%h", llc_axi4_adapter_rg_cline[511:448], " ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("'h%h",
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[67:4],
" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(" ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(" >");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(" }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(", ", "child: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(", ", "id: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("LdMemRqId { ", "refill: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261 &&
llc_axi4_adapter_f_pending_reads$D_OUT[4])
$write("True");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261 &&
!llc_axi4_adapter_f_pending_reads$D_OUT[4])
$write("False");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(", ", "mshrIdx: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("'h%h", llc_axi4_adapter_f_pending_reads$D_OUT[3:0], " }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write(" }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_llc_axi4_adapter_rl_handle_read_rsps &&
llc_axi4_adapter_master_xactor_shim_rff_rv$port1__read[1] &&
NOT_llc_axi4_adapter_cfg_verbosity_read__246_U_ETC___d2261)
$write("\n");
end
// synopsys translate_on
endmodule // mkProc
Reference in New Issue View Git Blame Copy Permalink