11886 lines
404 KiB
Verilog
11886 lines
404 KiB
Verilog
//
|
|
// Generated by Bluespec Compiler, version 2019.05.beta2 (build a88bf40db, 2019-05-24)
|
|
//
|
|
// On Thu Jul 16 18:15:43 BST 2020
|
|
//
|
|
//
|
|
// Ports:
|
|
// Name I/O size props
|
|
// isEmpty O 1
|
|
// RDY_isEmpty O 1 const
|
|
// getEnqIndex O 3
|
|
// RDY_getEnqIndex O 1 const
|
|
// RDY_enq O 1 reg
|
|
// deq O 638
|
|
// RDY_deq O 1 reg
|
|
// issue O 640
|
|
// RDY_issue O 1 reg
|
|
// search O 133
|
|
// RDY_search O 1 const
|
|
// noMatchLdQ O 1
|
|
// RDY_noMatchLdQ O 1 const
|
|
// noMatchStQ O 1
|
|
// RDY_noMatchStQ O 1 const
|
|
// CLK I 1 clock
|
|
// RST_N I 1 reset
|
|
// getEnqIndex_paddr I 64
|
|
// enq_idx I 2
|
|
// enq_paddr I 64
|
|
// enq_be I 16
|
|
// enq_data I 129
|
|
// deq_idx I 2
|
|
// search_paddr I 64
|
|
// search_be I 16
|
|
// noMatchLdQ_paddr I 64
|
|
// noMatchLdQ_be I 16
|
|
// noMatchStQ_paddr I 64
|
|
// noMatchStQ_be I 16
|
|
// EN_enq I 1
|
|
// EN_deq I 1
|
|
// EN_issue I 1
|
|
//
|
|
// Combinational paths from inputs to outputs:
|
|
// (getEnqIndex_paddr, deq_idx, EN_deq) -> getEnqIndex
|
|
// (search_paddr, search_be) -> search
|
|
// (noMatchLdQ_paddr, noMatchLdQ_be) -> noMatchLdQ
|
|
// (noMatchStQ_paddr, noMatchStQ_be) -> noMatchStQ
|
|
// deq_idx -> deq
|
|
//
|
|
//
|
|
|
|
`ifdef BSV_ASSIGNMENT_DELAY
|
|
`else
|
|
`define BSV_ASSIGNMENT_DELAY
|
|
`endif
|
|
|
|
`ifdef BSV_POSITIVE_RESET
|
|
`define BSV_RESET_VALUE 1'b1
|
|
`define BSV_RESET_EDGE posedge
|
|
`else
|
|
`define BSV_RESET_VALUE 1'b0
|
|
`define BSV_RESET_EDGE negedge
|
|
`endif
|
|
|
|
module mkStoreBufferEhr(CLK,
|
|
RST_N,
|
|
|
|
isEmpty,
|
|
RDY_isEmpty,
|
|
|
|
getEnqIndex_paddr,
|
|
getEnqIndex,
|
|
RDY_getEnqIndex,
|
|
|
|
enq_idx,
|
|
enq_paddr,
|
|
enq_be,
|
|
enq_data,
|
|
EN_enq,
|
|
RDY_enq,
|
|
|
|
deq_idx,
|
|
EN_deq,
|
|
deq,
|
|
RDY_deq,
|
|
|
|
EN_issue,
|
|
issue,
|
|
RDY_issue,
|
|
|
|
search_paddr,
|
|
search_be,
|
|
search,
|
|
RDY_search,
|
|
|
|
noMatchLdQ_paddr,
|
|
noMatchLdQ_be,
|
|
noMatchLdQ,
|
|
RDY_noMatchLdQ,
|
|
|
|
noMatchStQ_paddr,
|
|
noMatchStQ_be,
|
|
noMatchStQ,
|
|
RDY_noMatchStQ);
|
|
input CLK;
|
|
input RST_N;
|
|
|
|
// value method isEmpty
|
|
output isEmpty;
|
|
output RDY_isEmpty;
|
|
|
|
// value method getEnqIndex
|
|
input [63 : 0] getEnqIndex_paddr;
|
|
output [2 : 0] getEnqIndex;
|
|
output RDY_getEnqIndex;
|
|
|
|
// action method enq
|
|
input [1 : 0] enq_idx;
|
|
input [63 : 0] enq_paddr;
|
|
input [15 : 0] enq_be;
|
|
input [128 : 0] enq_data;
|
|
input EN_enq;
|
|
output RDY_enq;
|
|
|
|
// actionvalue method deq
|
|
input [1 : 0] deq_idx;
|
|
input EN_deq;
|
|
output [637 : 0] deq;
|
|
output RDY_deq;
|
|
|
|
// actionvalue method issue
|
|
input EN_issue;
|
|
output [639 : 0] issue;
|
|
output RDY_issue;
|
|
|
|
// value method search
|
|
input [63 : 0] search_paddr;
|
|
input [15 : 0] search_be;
|
|
output [132 : 0] search;
|
|
output RDY_search;
|
|
|
|
// value method noMatchLdQ
|
|
input [63 : 0] noMatchLdQ_paddr;
|
|
input [15 : 0] noMatchLdQ_be;
|
|
output noMatchLdQ;
|
|
output RDY_noMatchLdQ;
|
|
|
|
// value method noMatchStQ
|
|
input [63 : 0] noMatchStQ_paddr;
|
|
input [15 : 0] noMatchStQ_be;
|
|
output noMatchStQ;
|
|
output RDY_noMatchStQ;
|
|
|
|
// signals for module outputs
|
|
wire [639 : 0] issue;
|
|
wire [637 : 0] deq;
|
|
wire [132 : 0] search;
|
|
wire [2 : 0] getEnqIndex;
|
|
wire RDY_deq,
|
|
RDY_enq,
|
|
RDY_getEnqIndex,
|
|
RDY_isEmpty,
|
|
RDY_issue,
|
|
RDY_noMatchLdQ,
|
|
RDY_noMatchStQ,
|
|
RDY_search,
|
|
isEmpty,
|
|
noMatchLdQ,
|
|
noMatchStQ;
|
|
|
|
// inlined wires
|
|
wire [637 : 0] entry_0_lat_1$wget,
|
|
entry_1_lat_1$wget,
|
|
entry_2_lat_1$wget,
|
|
entry_3_lat_1$wget;
|
|
wire entry_0_lat_1$whas,
|
|
entry_1_lat_1$whas,
|
|
entry_2_lat_1$whas,
|
|
entry_3_lat_1$whas,
|
|
valid_0_lat_0$whas,
|
|
valid_0_lat_1$whas,
|
|
valid_1_lat_0$whas,
|
|
valid_1_lat_1$whas,
|
|
valid_2_lat_0$whas,
|
|
valid_2_lat_1$whas,
|
|
valid_3_lat_0$whas,
|
|
valid_3_lat_1$whas;
|
|
|
|
// register entry_0_rl
|
|
reg [637 : 0] entry_0_rl;
|
|
wire [637 : 0] entry_0_rl$D_IN;
|
|
wire entry_0_rl$EN;
|
|
|
|
// register entry_1_rl
|
|
reg [637 : 0] entry_1_rl;
|
|
wire [637 : 0] entry_1_rl$D_IN;
|
|
wire entry_1_rl$EN;
|
|
|
|
// register entry_2_rl
|
|
reg [637 : 0] entry_2_rl;
|
|
wire [637 : 0] entry_2_rl$D_IN;
|
|
wire entry_2_rl$EN;
|
|
|
|
// register entry_3_rl
|
|
reg [637 : 0] entry_3_rl;
|
|
wire [637 : 0] entry_3_rl$D_IN;
|
|
wire entry_3_rl$EN;
|
|
|
|
// register initIdx
|
|
reg [1 : 0] initIdx;
|
|
wire [1 : 0] initIdx$D_IN;
|
|
wire initIdx$EN;
|
|
|
|
// register inited
|
|
reg inited;
|
|
wire inited$D_IN, inited$EN;
|
|
|
|
// register valid_0_rl
|
|
reg valid_0_rl;
|
|
wire valid_0_rl$D_IN, valid_0_rl$EN;
|
|
|
|
// register valid_1_rl
|
|
reg valid_1_rl;
|
|
wire valid_1_rl$D_IN, valid_1_rl$EN;
|
|
|
|
// register valid_2_rl
|
|
reg valid_2_rl;
|
|
wire valid_2_rl$D_IN, valid_2_rl$EN;
|
|
|
|
// register valid_3_rl
|
|
reg valid_3_rl;
|
|
wire valid_3_rl$D_IN, valid_3_rl$EN;
|
|
|
|
// ports of submodule freeQ
|
|
wire [1 : 0] freeQ$D_IN, freeQ$D_OUT;
|
|
wire freeQ$CLR, freeQ$DEQ, freeQ$EMPTY_N, freeQ$ENQ;
|
|
|
|
// ports of submodule issueQ
|
|
wire [1 : 0] issueQ$D_IN, issueQ$D_OUT;
|
|
wire issueQ$CLR, issueQ$DEQ, issueQ$EMPTY_N, issueQ$ENQ, issueQ$FULL_N;
|
|
|
|
// rule scheduling signals
|
|
wire CAN_FIRE_RL_entry_0_canon,
|
|
CAN_FIRE_RL_entry_1_canon,
|
|
CAN_FIRE_RL_entry_2_canon,
|
|
CAN_FIRE_RL_entry_3_canon,
|
|
CAN_FIRE_RL_initFreeQ,
|
|
CAN_FIRE_RL_valid_0_canon,
|
|
CAN_FIRE_RL_valid_1_canon,
|
|
CAN_FIRE_RL_valid_2_canon,
|
|
CAN_FIRE_RL_valid_3_canon,
|
|
CAN_FIRE_deq,
|
|
CAN_FIRE_enq,
|
|
CAN_FIRE_issue,
|
|
WILL_FIRE_RL_entry_0_canon,
|
|
WILL_FIRE_RL_entry_1_canon,
|
|
WILL_FIRE_RL_entry_2_canon,
|
|
WILL_FIRE_RL_entry_3_canon,
|
|
WILL_FIRE_RL_initFreeQ,
|
|
WILL_FIRE_RL_valid_0_canon,
|
|
WILL_FIRE_RL_valid_1_canon,
|
|
WILL_FIRE_RL_valid_2_canon,
|
|
WILL_FIRE_RL_valid_3_canon,
|
|
WILL_FIRE_deq,
|
|
WILL_FIRE_enq,
|
|
WILL_FIRE_issue;
|
|
|
|
// remaining internal signals
|
|
reg [63 : 0] CASE_enq_paddr_BITS_5_TO_4_0_entry_0_rl_BITS_1_ETC__q1,
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_0_rl_BITS_6_ETC__q5,
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_1_rl_BITS_1_ETC__q2,
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_1_rl_BITS_6_ETC__q6,
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_2_rl_BITS_1_ETC__q3,
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_2_rl_BITS_6_ETC__q7,
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_3_rl_BITS_1_ETC__q4,
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_3_rl_BITS_6_ETC__q8,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q205,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q209,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q206,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q210,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q207,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q211,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q208,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q212,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1383,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1385,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1389,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1391,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1395,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1397,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1402,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1404,
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1255,
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1348,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BITS_127_TO_64_199__ETC___d2193,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BITS_63_TO_0_292_en_ETC___d2203,
|
|
SEL_ARR_entry_0_rl_BITS_127_TO_64_199_entry_1__ETC___d1730,
|
|
SEL_ARR_entry_0_rl_BITS_127_TO_64_199_entry_1__ETC___d1846,
|
|
SEL_ARR_entry_0_rl_BITS_191_TO_128_295_entry_1_ETC___d1727,
|
|
SEL_ARR_entry_0_rl_BITS_191_TO_128_295_entry_1_ETC___d1844,
|
|
SEL_ARR_entry_0_rl_BITS_255_TO_192_202_entry_1_ETC___d1725,
|
|
SEL_ARR_entry_0_rl_BITS_255_TO_192_202_entry_1_ETC___d1843,
|
|
SEL_ARR_entry_0_rl_BITS_319_TO_256_298_entry_1_ETC___d1722,
|
|
SEL_ARR_entry_0_rl_BITS_319_TO_256_298_entry_1_ETC___d1841,
|
|
SEL_ARR_entry_0_rl_BITS_383_TO_320_205_entry_1_ETC___d1720,
|
|
SEL_ARR_entry_0_rl_BITS_383_TO_320_205_entry_1_ETC___d1840,
|
|
SEL_ARR_entry_0_rl_BITS_447_TO_384_301_entry_1_ETC___d1717,
|
|
SEL_ARR_entry_0_rl_BITS_447_TO_384_301_entry_1_ETC___d1839,
|
|
SEL_ARR_entry_0_rl_BITS_511_TO_448_208_entry_1_ETC___d1715,
|
|
SEL_ARR_entry_0_rl_BITS_511_TO_448_208_entry_1_ETC___d1838,
|
|
SEL_ARR_entry_0_rl_BITS_63_TO_0_292_entry_1_rl_ETC___d1732,
|
|
SEL_ARR_entry_0_rl_BITS_63_TO_0_292_entry_1_rl_ETC___d1847;
|
|
reg [57 : 0] SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d128,
|
|
SEL_ARR_entry_0_rl_BITS_637_TO_580_9_entry_1_r_ETC___d1544,
|
|
SEL_ARR_entry_0_rl_BITS_637_TO_580_9_entry_1_r_ETC___d1736;
|
|
reg [3 : 0] IF_enq_be_EQ_65535_117_THEN_IF_enq_paddr_BITS__ETC___d1195;
|
|
reg CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q73,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q74,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q75,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q76,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q77,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q78,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q79,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q80,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q81,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q82,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q83,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q84,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q85,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q86,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q87,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q88,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q100,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q101,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q102,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q103,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q104,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q89,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q90,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q91,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q92,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q93,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q94,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q95,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q96,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q97,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q98,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q99,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q105,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q106,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q107,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q108,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q109,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q110,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q111,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q112,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q113,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q114,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q115,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q116,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q117,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q118,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q119,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q120,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q121,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q122,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q123,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q124,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q125,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q126,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q127,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q128,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q129,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q130,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q131,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q132,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q133,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q134,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q135,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q136,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q137,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q138,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q139,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q140,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q141,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q142,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q143,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q144,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q145,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q146,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q147,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q148,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q149,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q150,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q151,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q152,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q153,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q154,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q155,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q156,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q157,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q158,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q159,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q160,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q161,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q162,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q163,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q164,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q165,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q166,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q167,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q168,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q169,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q170,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q171,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q172,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q173,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q174,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q175,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q176,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q177,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q178,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q179,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q180,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q181,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q182,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q183,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q184,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q185,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q186,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q187,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q188,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q189,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q190,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q191,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q192,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q193,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q194,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q195,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q196,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q197,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q198,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q199,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q200,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q10,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q11,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q12,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q13,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q14,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q15,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q16,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q17,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q18,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q19,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q20,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q201,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q21,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q22,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q23,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q24,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q9,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q202,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q25,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q26,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q27,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q28,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q29,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q30,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q31,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q32,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q33,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q34,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q35,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q36,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q37,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q38,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q39,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q40,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q203,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q41,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q42,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q43,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q44,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q45,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q46,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q47,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q48,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q49,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q50,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q51,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q52,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q53,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q54,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q55,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q56,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q204,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q57,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q58,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q59,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q60,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q61,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q62,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q63,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q64,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q65,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q66,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q67,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q68,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q69,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q70,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q71,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q72,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1009,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1028,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1042,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1056,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1070,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1132,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1147,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1163,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1178,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d149,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d163,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d177,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d191,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d207,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d221,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d235,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d249,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d265,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d279,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d293,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d307,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d324,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d338,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d352,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d366,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d382,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d396,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d410,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d424,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d441,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d455,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d469,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d483,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d499,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d513,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d527,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d541,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d558,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d572,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d586,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d600,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d616,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d630,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d644,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d658,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d675,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d689,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d703,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d717,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d733,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d747,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d761,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d775,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d792,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d806,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d820,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d834,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d850,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d864,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d878,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d892,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d909,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d923,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d937,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d951,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d967,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d981,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d995,
|
|
SEL_ARR_IF_valid_0_lat_0_whas__1_THEN_valid_0__ETC___d125,
|
|
SEL_ARR_NOT_valid_0_rl_3_2_NOT_valid_1_rl_0_3__ETC___d1538,
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1011,
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1072,
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d193,
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d251,
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d309,
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d368,
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d426,
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d485,
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d543,
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d602,
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d660,
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d719,
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d777,
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d836,
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d894,
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d953,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_512_166_entry_0_ETC___d2183,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_516_016_entry_1_ETC___d2167,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_517_55_entry_1__ETC___d2159,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_518_97_entry_1__ETC___d2153,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_519_38_entry_1__ETC___d2146,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_520_80_entry_1__ETC___d2140,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_521_21_entry_1__ETC___d2133,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_522_63_entry_1__ETC___d2127,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_523_04_entry_1__ETC___d2120,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_524_46_entry_1__ETC___d2114,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_525_87_entry_1__ETC___d2107,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_526_29_entry_1__ETC___d2101,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_527_70_entry_1__ETC___d2094,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_528_12_entry_1__ETC___d2088,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_529_53_entry_1__ETC___d2081,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_530_95_entry_1__ETC___d2075,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_531_37_entry_1__ETC___d2069,
|
|
SEL_ARR_entry_0_rl_BIT_512_166_entry_1_rl_2_BI_ETC___d1713,
|
|
SEL_ARR_entry_0_rl_BIT_512_166_entry_1_rl_2_BI_ETC___d1836,
|
|
SEL_ARR_entry_0_rl_BIT_513_151_entry_1_rl_2_BI_ETC___d1710,
|
|
SEL_ARR_entry_0_rl_BIT_513_151_entry_1_rl_2_BI_ETC___d1835,
|
|
SEL_ARR_entry_0_rl_BIT_514_135_entry_1_rl_2_BI_ETC___d1708,
|
|
SEL_ARR_entry_0_rl_BIT_514_135_entry_1_rl_2_BI_ETC___d1833,
|
|
SEL_ARR_entry_0_rl_BIT_515_120_entry_1_rl_2_BI_ETC___d1706,
|
|
SEL_ARR_entry_0_rl_BIT_515_120_entry_1_rl_2_BI_ETC___d1832,
|
|
SEL_ARR_entry_0_rl_BIT_516_016_entry_1_rl_2_BI_ETC___d1703,
|
|
SEL_ARR_entry_0_rl_BIT_516_016_entry_1_rl_2_BI_ETC___d1831,
|
|
SEL_ARR_entry_0_rl_BIT_516_016_entry_1_rl_2_BI_ETC___d2162,
|
|
SEL_ARR_entry_0_rl_BIT_517_55_entry_1_rl_2_BIT_ETC___d1701,
|
|
SEL_ARR_entry_0_rl_BIT_517_55_entry_1_rl_2_BIT_ETC___d1829,
|
|
SEL_ARR_entry_0_rl_BIT_517_55_entry_1_rl_2_BIT_ETC___d2154,
|
|
SEL_ARR_entry_0_rl_BIT_518_97_entry_1_rl_2_BIT_ETC___d1698,
|
|
SEL_ARR_entry_0_rl_BIT_518_97_entry_1_rl_2_BIT_ETC___d1828,
|
|
SEL_ARR_entry_0_rl_BIT_518_97_entry_1_rl_2_BIT_ETC___d2148,
|
|
SEL_ARR_entry_0_rl_BIT_519_38_entry_1_rl_2_BIT_ETC___d1696,
|
|
SEL_ARR_entry_0_rl_BIT_519_38_entry_1_rl_2_BIT_ETC___d1826,
|
|
SEL_ARR_entry_0_rl_BIT_519_38_entry_1_rl_2_BIT_ETC___d2141,
|
|
SEL_ARR_entry_0_rl_BIT_520_80_entry_1_rl_2_BIT_ETC___d1693,
|
|
SEL_ARR_entry_0_rl_BIT_520_80_entry_1_rl_2_BIT_ETC___d1825,
|
|
SEL_ARR_entry_0_rl_BIT_520_80_entry_1_rl_2_BIT_ETC___d2135,
|
|
SEL_ARR_entry_0_rl_BIT_521_21_entry_1_rl_2_BIT_ETC___d1691,
|
|
SEL_ARR_entry_0_rl_BIT_521_21_entry_1_rl_2_BIT_ETC___d1823,
|
|
SEL_ARR_entry_0_rl_BIT_521_21_entry_1_rl_2_BIT_ETC___d2128,
|
|
SEL_ARR_entry_0_rl_BIT_522_63_entry_1_rl_2_BIT_ETC___d1688,
|
|
SEL_ARR_entry_0_rl_BIT_522_63_entry_1_rl_2_BIT_ETC___d1822,
|
|
SEL_ARR_entry_0_rl_BIT_522_63_entry_1_rl_2_BIT_ETC___d2122,
|
|
SEL_ARR_entry_0_rl_BIT_523_04_entry_1_rl_2_BIT_ETC___d1686,
|
|
SEL_ARR_entry_0_rl_BIT_523_04_entry_1_rl_2_BIT_ETC___d1820,
|
|
SEL_ARR_entry_0_rl_BIT_523_04_entry_1_rl_2_BIT_ETC___d2115,
|
|
SEL_ARR_entry_0_rl_BIT_524_46_entry_1_rl_2_BIT_ETC___d1683,
|
|
SEL_ARR_entry_0_rl_BIT_524_46_entry_1_rl_2_BIT_ETC___d1819,
|
|
SEL_ARR_entry_0_rl_BIT_524_46_entry_1_rl_2_BIT_ETC___d2109,
|
|
SEL_ARR_entry_0_rl_BIT_525_87_entry_1_rl_2_BIT_ETC___d1681,
|
|
SEL_ARR_entry_0_rl_BIT_525_87_entry_1_rl_2_BIT_ETC___d1817,
|
|
SEL_ARR_entry_0_rl_BIT_525_87_entry_1_rl_2_BIT_ETC___d2102,
|
|
SEL_ARR_entry_0_rl_BIT_526_29_entry_1_rl_2_BIT_ETC___d1678,
|
|
SEL_ARR_entry_0_rl_BIT_526_29_entry_1_rl_2_BIT_ETC___d1816,
|
|
SEL_ARR_entry_0_rl_BIT_526_29_entry_1_rl_2_BIT_ETC___d2096,
|
|
SEL_ARR_entry_0_rl_BIT_527_70_entry_1_rl_2_BIT_ETC___d1676,
|
|
SEL_ARR_entry_0_rl_BIT_527_70_entry_1_rl_2_BIT_ETC___d1814,
|
|
SEL_ARR_entry_0_rl_BIT_527_70_entry_1_rl_2_BIT_ETC___d2089,
|
|
SEL_ARR_entry_0_rl_BIT_528_12_entry_1_rl_2_BIT_ETC___d1673,
|
|
SEL_ARR_entry_0_rl_BIT_528_12_entry_1_rl_2_BIT_ETC___d1813,
|
|
SEL_ARR_entry_0_rl_BIT_528_12_entry_1_rl_2_BIT_ETC___d2083,
|
|
SEL_ARR_entry_0_rl_BIT_529_53_entry_1_rl_2_BIT_ETC___d1671,
|
|
SEL_ARR_entry_0_rl_BIT_529_53_entry_1_rl_2_BIT_ETC___d1811,
|
|
SEL_ARR_entry_0_rl_BIT_529_53_entry_1_rl_2_BIT_ETC___d2076,
|
|
SEL_ARR_entry_0_rl_BIT_530_95_entry_1_rl_2_BIT_ETC___d1668,
|
|
SEL_ARR_entry_0_rl_BIT_530_95_entry_1_rl_2_BIT_ETC___d1810,
|
|
SEL_ARR_entry_0_rl_BIT_530_95_entry_1_rl_2_BIT_ETC___d2070,
|
|
SEL_ARR_entry_0_rl_BIT_531_37_entry_1_rl_2_BIT_ETC___d1666,
|
|
SEL_ARR_entry_0_rl_BIT_531_37_entry_1_rl_2_BIT_ETC___d1808,
|
|
SEL_ARR_entry_0_rl_BIT_531_37_entry_1_rl_2_BIT_ETC___d2064,
|
|
SEL_ARR_entry_0_rl_BIT_532_030_entry_1_rl_2_BI_ETC___d1663,
|
|
SEL_ARR_entry_0_rl_BIT_532_030_entry_1_rl_2_BI_ETC___d1807,
|
|
SEL_ARR_entry_0_rl_BIT_532_030_entry_1_rl_2_BI_ETC___d2163,
|
|
SEL_ARR_entry_0_rl_BIT_533_69_entry_1_rl_2_BIT_ETC___d1661,
|
|
SEL_ARR_entry_0_rl_BIT_533_69_entry_1_rl_2_BIT_ETC___d1805,
|
|
SEL_ARR_entry_0_rl_BIT_533_69_entry_1_rl_2_BIT_ETC___d2155,
|
|
SEL_ARR_entry_0_rl_BIT_534_11_entry_1_rl_2_BIT_ETC___d1658,
|
|
SEL_ARR_entry_0_rl_BIT_534_11_entry_1_rl_2_BIT_ETC___d1804,
|
|
SEL_ARR_entry_0_rl_BIT_534_11_entry_1_rl_2_BIT_ETC___d2149,
|
|
SEL_ARR_entry_0_rl_BIT_535_52_entry_1_rl_2_BIT_ETC___d1656,
|
|
SEL_ARR_entry_0_rl_BIT_535_52_entry_1_rl_2_BIT_ETC___d1802,
|
|
SEL_ARR_entry_0_rl_BIT_535_52_entry_1_rl_2_BIT_ETC___d2142,
|
|
SEL_ARR_entry_0_rl_BIT_536_94_entry_1_rl_2_BIT_ETC___d1653,
|
|
SEL_ARR_entry_0_rl_BIT_536_94_entry_1_rl_2_BIT_ETC___d1801,
|
|
SEL_ARR_entry_0_rl_BIT_536_94_entry_1_rl_2_BIT_ETC___d2136,
|
|
SEL_ARR_entry_0_rl_BIT_537_35_entry_1_rl_2_BIT_ETC___d1651,
|
|
SEL_ARR_entry_0_rl_BIT_537_35_entry_1_rl_2_BIT_ETC___d1799,
|
|
SEL_ARR_entry_0_rl_BIT_537_35_entry_1_rl_2_BIT_ETC___d2129,
|
|
SEL_ARR_entry_0_rl_BIT_538_77_entry_1_rl_2_BIT_ETC___d1648,
|
|
SEL_ARR_entry_0_rl_BIT_538_77_entry_1_rl_2_BIT_ETC___d1798,
|
|
SEL_ARR_entry_0_rl_BIT_538_77_entry_1_rl_2_BIT_ETC___d2123,
|
|
SEL_ARR_entry_0_rl_BIT_539_18_entry_1_rl_2_BIT_ETC___d1646,
|
|
SEL_ARR_entry_0_rl_BIT_539_18_entry_1_rl_2_BIT_ETC___d1796,
|
|
SEL_ARR_entry_0_rl_BIT_539_18_entry_1_rl_2_BIT_ETC___d2116,
|
|
SEL_ARR_entry_0_rl_BIT_540_60_entry_1_rl_2_BIT_ETC___d1643,
|
|
SEL_ARR_entry_0_rl_BIT_540_60_entry_1_rl_2_BIT_ETC___d1795,
|
|
SEL_ARR_entry_0_rl_BIT_540_60_entry_1_rl_2_BIT_ETC___d2110,
|
|
SEL_ARR_entry_0_rl_BIT_541_01_entry_1_rl_2_BIT_ETC___d1641,
|
|
SEL_ARR_entry_0_rl_BIT_541_01_entry_1_rl_2_BIT_ETC___d1793,
|
|
SEL_ARR_entry_0_rl_BIT_541_01_entry_1_rl_2_BIT_ETC___d2103,
|
|
SEL_ARR_entry_0_rl_BIT_542_43_entry_1_rl_2_BIT_ETC___d1638,
|
|
SEL_ARR_entry_0_rl_BIT_542_43_entry_1_rl_2_BIT_ETC___d1792,
|
|
SEL_ARR_entry_0_rl_BIT_542_43_entry_1_rl_2_BIT_ETC___d2097,
|
|
SEL_ARR_entry_0_rl_BIT_543_84_entry_1_rl_2_BIT_ETC___d1636,
|
|
SEL_ARR_entry_0_rl_BIT_543_84_entry_1_rl_2_BIT_ETC___d1790,
|
|
SEL_ARR_entry_0_rl_BIT_543_84_entry_1_rl_2_BIT_ETC___d2090,
|
|
SEL_ARR_entry_0_rl_BIT_544_26_entry_1_rl_2_BIT_ETC___d1633,
|
|
SEL_ARR_entry_0_rl_BIT_544_26_entry_1_rl_2_BIT_ETC___d1789,
|
|
SEL_ARR_entry_0_rl_BIT_544_26_entry_1_rl_2_BIT_ETC___d2084,
|
|
SEL_ARR_entry_0_rl_BIT_545_67_entry_1_rl_2_BIT_ETC___d1631,
|
|
SEL_ARR_entry_0_rl_BIT_545_67_entry_1_rl_2_BIT_ETC___d1787,
|
|
SEL_ARR_entry_0_rl_BIT_545_67_entry_1_rl_2_BIT_ETC___d2077,
|
|
SEL_ARR_entry_0_rl_BIT_546_09_entry_1_rl_2_BIT_ETC___d1628,
|
|
SEL_ARR_entry_0_rl_BIT_546_09_entry_1_rl_2_BIT_ETC___d1786,
|
|
SEL_ARR_entry_0_rl_BIT_546_09_entry_1_rl_2_BIT_ETC___d2071,
|
|
SEL_ARR_entry_0_rl_BIT_547_51_entry_1_rl_2_BIT_ETC___d1626,
|
|
SEL_ARR_entry_0_rl_BIT_547_51_entry_1_rl_2_BIT_ETC___d1784,
|
|
SEL_ARR_entry_0_rl_BIT_547_51_entry_1_rl_2_BIT_ETC___d2065,
|
|
SEL_ARR_entry_0_rl_BIT_548_044_entry_1_rl_2_BI_ETC___d1623,
|
|
SEL_ARR_entry_0_rl_BIT_548_044_entry_1_rl_2_BI_ETC___d1783,
|
|
SEL_ARR_entry_0_rl_BIT_548_044_entry_1_rl_2_BI_ETC___d2164,
|
|
SEL_ARR_entry_0_rl_BIT_549_83_entry_1_rl_2_BIT_ETC___d1621,
|
|
SEL_ARR_entry_0_rl_BIT_549_83_entry_1_rl_2_BIT_ETC___d1781,
|
|
SEL_ARR_entry_0_rl_BIT_549_83_entry_1_rl_2_BIT_ETC___d2156,
|
|
SEL_ARR_entry_0_rl_BIT_550_25_entry_1_rl_2_BIT_ETC___d1618,
|
|
SEL_ARR_entry_0_rl_BIT_550_25_entry_1_rl_2_BIT_ETC___d1780,
|
|
SEL_ARR_entry_0_rl_BIT_550_25_entry_1_rl_2_BIT_ETC___d2150,
|
|
SEL_ARR_entry_0_rl_BIT_551_66_entry_1_rl_2_BIT_ETC___d1616,
|
|
SEL_ARR_entry_0_rl_BIT_551_66_entry_1_rl_2_BIT_ETC___d1778,
|
|
SEL_ARR_entry_0_rl_BIT_551_66_entry_1_rl_2_BIT_ETC___d2143,
|
|
SEL_ARR_entry_0_rl_BIT_552_08_entry_1_rl_2_BIT_ETC___d1613,
|
|
SEL_ARR_entry_0_rl_BIT_552_08_entry_1_rl_2_BIT_ETC___d1777,
|
|
SEL_ARR_entry_0_rl_BIT_552_08_entry_1_rl_2_BIT_ETC___d2137,
|
|
SEL_ARR_entry_0_rl_BIT_553_49_entry_1_rl_2_BIT_ETC___d1611,
|
|
SEL_ARR_entry_0_rl_BIT_553_49_entry_1_rl_2_BIT_ETC___d1775,
|
|
SEL_ARR_entry_0_rl_BIT_553_49_entry_1_rl_2_BIT_ETC___d2130,
|
|
SEL_ARR_entry_0_rl_BIT_554_91_entry_1_rl_2_BIT_ETC___d1608,
|
|
SEL_ARR_entry_0_rl_BIT_554_91_entry_1_rl_2_BIT_ETC___d1774,
|
|
SEL_ARR_entry_0_rl_BIT_554_91_entry_1_rl_2_BIT_ETC___d2124,
|
|
SEL_ARR_entry_0_rl_BIT_555_32_entry_1_rl_2_BIT_ETC___d1606,
|
|
SEL_ARR_entry_0_rl_BIT_555_32_entry_1_rl_2_BIT_ETC___d1772,
|
|
SEL_ARR_entry_0_rl_BIT_555_32_entry_1_rl_2_BIT_ETC___d2117,
|
|
SEL_ARR_entry_0_rl_BIT_556_74_entry_1_rl_2_BIT_ETC___d1603,
|
|
SEL_ARR_entry_0_rl_BIT_556_74_entry_1_rl_2_BIT_ETC___d1771,
|
|
SEL_ARR_entry_0_rl_BIT_556_74_entry_1_rl_2_BIT_ETC___d2111,
|
|
SEL_ARR_entry_0_rl_BIT_557_15_entry_1_rl_2_BIT_ETC___d1601,
|
|
SEL_ARR_entry_0_rl_BIT_557_15_entry_1_rl_2_BIT_ETC___d1769,
|
|
SEL_ARR_entry_0_rl_BIT_557_15_entry_1_rl_2_BIT_ETC___d2104,
|
|
SEL_ARR_entry_0_rl_BIT_558_57_entry_1_rl_2_BIT_ETC___d1598,
|
|
SEL_ARR_entry_0_rl_BIT_558_57_entry_1_rl_2_BIT_ETC___d1768,
|
|
SEL_ARR_entry_0_rl_BIT_558_57_entry_1_rl_2_BIT_ETC___d2098,
|
|
SEL_ARR_entry_0_rl_BIT_559_98_entry_1_rl_2_BIT_ETC___d1596,
|
|
SEL_ARR_entry_0_rl_BIT_559_98_entry_1_rl_2_BIT_ETC___d1766,
|
|
SEL_ARR_entry_0_rl_BIT_559_98_entry_1_rl_2_BIT_ETC___d2091,
|
|
SEL_ARR_entry_0_rl_BIT_560_40_entry_1_rl_2_BIT_ETC___d1593,
|
|
SEL_ARR_entry_0_rl_BIT_560_40_entry_1_rl_2_BIT_ETC___d1765,
|
|
SEL_ARR_entry_0_rl_BIT_560_40_entry_1_rl_2_BIT_ETC___d2085,
|
|
SEL_ARR_entry_0_rl_BIT_561_81_entry_1_rl_2_BIT_ETC___d1591,
|
|
SEL_ARR_entry_0_rl_BIT_561_81_entry_1_rl_2_BIT_ETC___d1763,
|
|
SEL_ARR_entry_0_rl_BIT_561_81_entry_1_rl_2_BIT_ETC___d2078,
|
|
SEL_ARR_entry_0_rl_BIT_562_23_entry_1_rl_2_BIT_ETC___d1588,
|
|
SEL_ARR_entry_0_rl_BIT_562_23_entry_1_rl_2_BIT_ETC___d1762,
|
|
SEL_ARR_entry_0_rl_BIT_562_23_entry_1_rl_2_BIT_ETC___d2072,
|
|
SEL_ARR_entry_0_rl_BIT_563_65_entry_1_rl_2_BIT_ETC___d1586,
|
|
SEL_ARR_entry_0_rl_BIT_563_65_entry_1_rl_2_BIT_ETC___d1760,
|
|
SEL_ARR_entry_0_rl_BIT_563_65_entry_1_rl_2_BIT_ETC___d2066,
|
|
SEL_ARR_entry_0_rl_BIT_564_058_entry_1_rl_2_BI_ETC___d1583,
|
|
SEL_ARR_entry_0_rl_BIT_564_058_entry_1_rl_2_BI_ETC___d1759,
|
|
SEL_ARR_entry_0_rl_BIT_564_058_entry_1_rl_2_BI_ETC___d2165,
|
|
SEL_ARR_entry_0_rl_BIT_565_97_entry_1_rl_2_BIT_ETC___d1581,
|
|
SEL_ARR_entry_0_rl_BIT_565_97_entry_1_rl_2_BIT_ETC___d1757,
|
|
SEL_ARR_entry_0_rl_BIT_565_97_entry_1_rl_2_BIT_ETC___d2157,
|
|
SEL_ARR_entry_0_rl_BIT_566_39_entry_1_rl_2_BIT_ETC___d1578,
|
|
SEL_ARR_entry_0_rl_BIT_566_39_entry_1_rl_2_BIT_ETC___d1756,
|
|
SEL_ARR_entry_0_rl_BIT_566_39_entry_1_rl_2_BIT_ETC___d2151,
|
|
SEL_ARR_entry_0_rl_BIT_567_80_entry_1_rl_2_BIT_ETC___d1576,
|
|
SEL_ARR_entry_0_rl_BIT_567_80_entry_1_rl_2_BIT_ETC___d1754,
|
|
SEL_ARR_entry_0_rl_BIT_567_80_entry_1_rl_2_BIT_ETC___d2144,
|
|
SEL_ARR_entry_0_rl_BIT_568_22_entry_1_rl_2_BIT_ETC___d1573,
|
|
SEL_ARR_entry_0_rl_BIT_568_22_entry_1_rl_2_BIT_ETC___d1753,
|
|
SEL_ARR_entry_0_rl_BIT_568_22_entry_1_rl_2_BIT_ETC___d2138,
|
|
SEL_ARR_entry_0_rl_BIT_569_63_entry_1_rl_2_BIT_ETC___d1571,
|
|
SEL_ARR_entry_0_rl_BIT_569_63_entry_1_rl_2_BIT_ETC___d1751,
|
|
SEL_ARR_entry_0_rl_BIT_569_63_entry_1_rl_2_BIT_ETC___d2131,
|
|
SEL_ARR_entry_0_rl_BIT_570_05_entry_1_rl_2_BIT_ETC___d1568,
|
|
SEL_ARR_entry_0_rl_BIT_570_05_entry_1_rl_2_BIT_ETC___d1750,
|
|
SEL_ARR_entry_0_rl_BIT_570_05_entry_1_rl_2_BIT_ETC___d2125,
|
|
SEL_ARR_entry_0_rl_BIT_571_46_entry_1_rl_2_BIT_ETC___d1566,
|
|
SEL_ARR_entry_0_rl_BIT_571_46_entry_1_rl_2_BIT_ETC___d1748,
|
|
SEL_ARR_entry_0_rl_BIT_571_46_entry_1_rl_2_BIT_ETC___d2118,
|
|
SEL_ARR_entry_0_rl_BIT_572_88_entry_1_rl_2_BIT_ETC___d1563,
|
|
SEL_ARR_entry_0_rl_BIT_572_88_entry_1_rl_2_BIT_ETC___d1747,
|
|
SEL_ARR_entry_0_rl_BIT_572_88_entry_1_rl_2_BIT_ETC___d2112,
|
|
SEL_ARR_entry_0_rl_BIT_573_29_entry_1_rl_2_BIT_ETC___d1561,
|
|
SEL_ARR_entry_0_rl_BIT_573_29_entry_1_rl_2_BIT_ETC___d1745,
|
|
SEL_ARR_entry_0_rl_BIT_573_29_entry_1_rl_2_BIT_ETC___d2105,
|
|
SEL_ARR_entry_0_rl_BIT_574_71_entry_1_rl_2_BIT_ETC___d1558,
|
|
SEL_ARR_entry_0_rl_BIT_574_71_entry_1_rl_2_BIT_ETC___d1744,
|
|
SEL_ARR_entry_0_rl_BIT_574_71_entry_1_rl_2_BIT_ETC___d2099,
|
|
SEL_ARR_entry_0_rl_BIT_575_12_entry_1_rl_2_BIT_ETC___d1556,
|
|
SEL_ARR_entry_0_rl_BIT_575_12_entry_1_rl_2_BIT_ETC___d1742,
|
|
SEL_ARR_entry_0_rl_BIT_575_12_entry_1_rl_2_BIT_ETC___d2092,
|
|
SEL_ARR_entry_0_rl_BIT_576_54_entry_1_rl_2_BIT_ETC___d1553,
|
|
SEL_ARR_entry_0_rl_BIT_576_54_entry_1_rl_2_BIT_ETC___d1741,
|
|
SEL_ARR_entry_0_rl_BIT_576_54_entry_1_rl_2_BIT_ETC___d2086,
|
|
SEL_ARR_entry_0_rl_BIT_577_95_entry_1_rl_2_BIT_ETC___d1551,
|
|
SEL_ARR_entry_0_rl_BIT_577_95_entry_1_rl_2_BIT_ETC___d1739,
|
|
SEL_ARR_entry_0_rl_BIT_577_95_entry_1_rl_2_BIT_ETC___d2079,
|
|
SEL_ARR_entry_0_rl_BIT_578_37_entry_1_rl_2_BIT_ETC___d1548,
|
|
SEL_ARR_entry_0_rl_BIT_578_37_entry_1_rl_2_BIT_ETC___d1738,
|
|
SEL_ARR_entry_0_rl_BIT_578_37_entry_1_rl_2_BIT_ETC___d2073,
|
|
SEL_ARR_entry_0_rl_BIT_579_79_entry_1_rl_2_BIT_ETC___d1546,
|
|
SEL_ARR_entry_0_rl_BIT_579_79_entry_1_rl_2_BIT_ETC___d1737,
|
|
SEL_ARR_entry_0_rl_BIT_579_79_entry_1_rl_2_BIT_ETC___d2067;
|
|
wire [127 : 0] IF_enq_be_BIT_15_196_THEN_enq_data_BITS_127_TO_ETC___d1381,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_0_106_THEN_IF_e_ETC___d1406,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_1_096_THEN_IF_e_ETC___d1399,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_2_085_THEN_IF_e_ETC___d1393,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_3_35_THEN_IF_en_ETC___d1387;
|
|
wire [55 : 0] IF_enq_be_BIT_15_196_THEN_enq_data_BITS_127_TO_ETC___d1284,
|
|
IF_enq_be_BIT_7_289_THEN_enq_data_BITS_63_TO_5_ETC___d1377;
|
|
wire [39 : 0] IF_enq_be_BIT_15_196_THEN_enq_data_BITS_127_TO_ETC___d1275,
|
|
IF_enq_be_BIT_7_289_THEN_enq_data_BITS_63_TO_5_ETC___d1368;
|
|
wire [23 : 0] IF_enq_be_BIT_15_196_THEN_enq_data_BITS_127_TO_ETC___d1266,
|
|
IF_enq_be_BIT_7_289_THEN_enq_data_BITS_63_TO_5_ETC___d1359;
|
|
wire [15 : 0] IF_enq_paddr_BITS_5_TO_4_34_EQ_0_106_THEN_SEL__ETC___d1115,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_1_096_THEN_SEL__ETC___d1105,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_2_085_THEN_SEL__ETC___d1094,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_3_35_THEN_SEL_A_ETC___d1084,
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1075,
|
|
noMatchLdQ_be_BITS_15_TO_1_210_AND_SEL_ARR_ent_ETC___d2238,
|
|
noMatchLdQ_be_BITS_15_TO_1_210_AND_SEL_ARR_ent_ETC___d2269,
|
|
noMatchLdQ_be_BITS_15_TO_1_210_AND_SEL_ARR_ent_ETC___d2300,
|
|
noMatchLdQ_be_BITS_15_TO_1_210_AND_SEL_ARR_ent_ETC___d2331,
|
|
noMatchStQ_be_BITS_15_TO_1_340_AND_SEL_ARR_ent_ETC___d2368,
|
|
noMatchStQ_be_BITS_15_TO_1_340_AND_SEL_ARR_ent_ETC___d2399,
|
|
noMatchStQ_be_BITS_15_TO_1_340_AND_SEL_ARR_ent_ETC___d2430,
|
|
noMatchStQ_be_BITS_15_TO_1_340_AND_SEL_ARR_ent_ETC___d2461,
|
|
search_be_BITS_15_TO_1_853_AND_SEL_ARR_entry_0_ETC___d1897,
|
|
search_be_BITS_15_TO_1_853_AND_SEL_ARR_entry_1_ETC___d1944,
|
|
search_be_BITS_15_TO_1_853_AND_SEL_ARR_entry_2_ETC___d1992,
|
|
search_be_BITS_15_TO_1_853_AND_SEL_ARR_entry_3_ETC___d2039;
|
|
wire [14 : 0] SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1014,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_531_37_entry_1__ETC___d2161,
|
|
noMatchLdQ_be_BITS_15_TO_1_210_AND_SEL_ARR_ent_ETC___d2234,
|
|
noMatchLdQ_be_BITS_15_TO_1_210_AND_SEL_ARR_ent_ETC___d2266,
|
|
noMatchLdQ_be_BITS_15_TO_1_210_AND_SEL_ARR_ent_ETC___d2297,
|
|
noMatchLdQ_be_BITS_15_TO_1_210_AND_SEL_ARR_ent_ETC___d2328,
|
|
noMatchStQ_be_BITS_15_TO_1_340_AND_SEL_ARR_ent_ETC___d2364,
|
|
noMatchStQ_be_BITS_15_TO_1_340_AND_SEL_ARR_ent_ETC___d2396,
|
|
noMatchStQ_be_BITS_15_TO_1_340_AND_SEL_ARR_ent_ETC___d2427,
|
|
noMatchStQ_be_BITS_15_TO_1_340_AND_SEL_ARR_ent_ETC___d2458,
|
|
search_be_BITS_15_TO_1_853_AND_SEL_ARR_entry_0_ETC___d1892,
|
|
search_be_BITS_15_TO_1_853_AND_SEL_ARR_entry_1_ETC___d1940,
|
|
search_be_BITS_15_TO_1_853_AND_SEL_ARR_entry_2_ETC___d1988,
|
|
search_be_BITS_15_TO_1_853_AND_SEL_ARR_entry_3_ETC___d2035;
|
|
wire [3 : 0] IF_enq_paddr_BITS_5_TO_4_34_EQ_3_35_THEN_enq_d_ETC___d1180;
|
|
wire [1 : 0] IF_IF_valid_0_lat_0_whas__1_THEN_NOT_valid_0_l_ETC___d120,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_3_35_THEN_enq_d_ETC___d1149,
|
|
idx__h325306;
|
|
wire IF_IF_valid_0_lat_0_whas__1_THEN_NOT_valid_0_l_ETC___d116,
|
|
IF_IF_valid_0_lat_0_whas__1_THEN_NOT_valid_0_l_ETC___d117,
|
|
IF_IF_valid_2_lat_0_whas__5_THEN_NOT_valid_2_l_ETC___d115,
|
|
IF_entry_0_lat_0_whas_THEN_entry_0_lat_0_wget__ETC___d72,
|
|
IF_entry_1_lat_0_whas__0_THEN_entry_1_lat_0_wg_ETC___d77,
|
|
IF_entry_2_lat_0_whas__7_THEN_entry_2_lat_0_wg_ETC___d83,
|
|
IF_valid_0_lat_0_whas__1_THEN_NOT_valid_0_lat__ETC___d97,
|
|
IF_valid_0_lat_0_whas__1_THEN_valid_0_lat_0_wg_ETC___d34,
|
|
IF_valid_0_lat_0_whas__1_THEN_valid_0_lat_0_wg_ETC___d91,
|
|
IF_valid_1_lat_0_whas__8_THEN_NOT_valid_1_lat__ETC___d101,
|
|
IF_valid_1_lat_0_whas__8_THEN_valid_1_lat_0_wg_ETC___d41,
|
|
IF_valid_2_lat_0_whas__5_THEN_NOT_valid_2_lat__ETC___d106,
|
|
IF_valid_2_lat_0_whas__5_THEN_valid_2_lat_0_wg_ETC___d48,
|
|
IF_valid_2_lat_0_whas__5_THEN_valid_2_lat_0_wg_ETC___d90,
|
|
IF_valid_3_lat_0_whas__2_THEN_valid_3_lat_0_wg_ETC___d55,
|
|
NOT_valid_0_rl_3_2_OR_NOT_search_paddr_BITS_63_ETC___d2051,
|
|
search_paddr_BITS_63_TO_6_850_EQ_entry_0_rl_BI_ETC___d1851,
|
|
search_paddr_BITS_63_TO_6_850_EQ_entry_1_rl_2__ETC___d1901,
|
|
search_paddr_BITS_63_TO_6_850_EQ_entry_2_rl_9__ETC___d1949,
|
|
valid_0_rl_3_AND_search_paddr_BITS_63_TO_6_850_ETC___d1948,
|
|
valid_0_rl_3_AND_search_paddr_BITS_63_TO_6_850_ETC___d2171,
|
|
valid_2_rl_7_AND_search_paddr_BITS_63_TO_6_850_ETC___d2043;
|
|
|
|
// value method isEmpty
|
|
assign isEmpty = !valid_0_rl && !valid_1_rl && !valid_2_rl && !valid_3_rl ;
|
|
assign RDY_isEmpty = 1'd1 ;
|
|
|
|
// value method getEnqIndex
|
|
assign getEnqIndex =
|
|
{ IF_valid_0_lat_0_whas__1_THEN_valid_0_lat_0_wg_ETC___d91 ||
|
|
freeQ$EMPTY_N,
|
|
IF_IF_valid_0_lat_0_whas__1_THEN_NOT_valid_0_l_ETC___d117 ?
|
|
IF_IF_valid_0_lat_0_whas__1_THEN_NOT_valid_0_l_ETC___d120 :
|
|
freeQ$D_OUT } ;
|
|
assign RDY_getEnqIndex = 1'd1 ;
|
|
|
|
// action method enq
|
|
assign RDY_enq = inited ;
|
|
assign CAN_FIRE_enq = inited ;
|
|
assign WILL_FIRE_enq = EN_enq ;
|
|
|
|
// actionvalue method deq
|
|
assign deq =
|
|
{ SEL_ARR_entry_0_rl_BITS_637_TO_580_9_entry_1_r_ETC___d1544,
|
|
SEL_ARR_entry_0_rl_BIT_579_79_entry_1_rl_2_BIT_ETC___d1546,
|
|
SEL_ARR_entry_0_rl_BIT_578_37_entry_1_rl_2_BIT_ETC___d1548,
|
|
SEL_ARR_entry_0_rl_BIT_577_95_entry_1_rl_2_BIT_ETC___d1551,
|
|
SEL_ARR_entry_0_rl_BIT_576_54_entry_1_rl_2_BIT_ETC___d1553,
|
|
SEL_ARR_entry_0_rl_BIT_575_12_entry_1_rl_2_BIT_ETC___d1556,
|
|
SEL_ARR_entry_0_rl_BIT_574_71_entry_1_rl_2_BIT_ETC___d1558,
|
|
SEL_ARR_entry_0_rl_BIT_573_29_entry_1_rl_2_BIT_ETC___d1561,
|
|
SEL_ARR_entry_0_rl_BIT_572_88_entry_1_rl_2_BIT_ETC___d1563,
|
|
SEL_ARR_entry_0_rl_BIT_571_46_entry_1_rl_2_BIT_ETC___d1566,
|
|
SEL_ARR_entry_0_rl_BIT_570_05_entry_1_rl_2_BIT_ETC___d1568,
|
|
SEL_ARR_entry_0_rl_BIT_569_63_entry_1_rl_2_BIT_ETC___d1571,
|
|
SEL_ARR_entry_0_rl_BIT_568_22_entry_1_rl_2_BIT_ETC___d1573,
|
|
SEL_ARR_entry_0_rl_BIT_567_80_entry_1_rl_2_BIT_ETC___d1576,
|
|
SEL_ARR_entry_0_rl_BIT_566_39_entry_1_rl_2_BIT_ETC___d1578,
|
|
SEL_ARR_entry_0_rl_BIT_565_97_entry_1_rl_2_BIT_ETC___d1581,
|
|
SEL_ARR_entry_0_rl_BIT_564_058_entry_1_rl_2_BI_ETC___d1583,
|
|
SEL_ARR_entry_0_rl_BIT_563_65_entry_1_rl_2_BIT_ETC___d1586,
|
|
SEL_ARR_entry_0_rl_BIT_562_23_entry_1_rl_2_BIT_ETC___d1588,
|
|
SEL_ARR_entry_0_rl_BIT_561_81_entry_1_rl_2_BIT_ETC___d1591,
|
|
SEL_ARR_entry_0_rl_BIT_560_40_entry_1_rl_2_BIT_ETC___d1593,
|
|
SEL_ARR_entry_0_rl_BIT_559_98_entry_1_rl_2_BIT_ETC___d1596,
|
|
SEL_ARR_entry_0_rl_BIT_558_57_entry_1_rl_2_BIT_ETC___d1598,
|
|
SEL_ARR_entry_0_rl_BIT_557_15_entry_1_rl_2_BIT_ETC___d1601,
|
|
SEL_ARR_entry_0_rl_BIT_556_74_entry_1_rl_2_BIT_ETC___d1603,
|
|
SEL_ARR_entry_0_rl_BIT_555_32_entry_1_rl_2_BIT_ETC___d1606,
|
|
SEL_ARR_entry_0_rl_BIT_554_91_entry_1_rl_2_BIT_ETC___d1608,
|
|
SEL_ARR_entry_0_rl_BIT_553_49_entry_1_rl_2_BIT_ETC___d1611,
|
|
SEL_ARR_entry_0_rl_BIT_552_08_entry_1_rl_2_BIT_ETC___d1613,
|
|
SEL_ARR_entry_0_rl_BIT_551_66_entry_1_rl_2_BIT_ETC___d1616,
|
|
SEL_ARR_entry_0_rl_BIT_550_25_entry_1_rl_2_BIT_ETC___d1618,
|
|
SEL_ARR_entry_0_rl_BIT_549_83_entry_1_rl_2_BIT_ETC___d1621,
|
|
SEL_ARR_entry_0_rl_BIT_548_044_entry_1_rl_2_BI_ETC___d1623,
|
|
SEL_ARR_entry_0_rl_BIT_547_51_entry_1_rl_2_BIT_ETC___d1626,
|
|
SEL_ARR_entry_0_rl_BIT_546_09_entry_1_rl_2_BIT_ETC___d1628,
|
|
SEL_ARR_entry_0_rl_BIT_545_67_entry_1_rl_2_BIT_ETC___d1631,
|
|
SEL_ARR_entry_0_rl_BIT_544_26_entry_1_rl_2_BIT_ETC___d1633,
|
|
SEL_ARR_entry_0_rl_BIT_543_84_entry_1_rl_2_BIT_ETC___d1636,
|
|
SEL_ARR_entry_0_rl_BIT_542_43_entry_1_rl_2_BIT_ETC___d1638,
|
|
SEL_ARR_entry_0_rl_BIT_541_01_entry_1_rl_2_BIT_ETC___d1641,
|
|
SEL_ARR_entry_0_rl_BIT_540_60_entry_1_rl_2_BIT_ETC___d1643,
|
|
SEL_ARR_entry_0_rl_BIT_539_18_entry_1_rl_2_BIT_ETC___d1646,
|
|
SEL_ARR_entry_0_rl_BIT_538_77_entry_1_rl_2_BIT_ETC___d1648,
|
|
SEL_ARR_entry_0_rl_BIT_537_35_entry_1_rl_2_BIT_ETC___d1651,
|
|
SEL_ARR_entry_0_rl_BIT_536_94_entry_1_rl_2_BIT_ETC___d1653,
|
|
SEL_ARR_entry_0_rl_BIT_535_52_entry_1_rl_2_BIT_ETC___d1656,
|
|
SEL_ARR_entry_0_rl_BIT_534_11_entry_1_rl_2_BIT_ETC___d1658,
|
|
SEL_ARR_entry_0_rl_BIT_533_69_entry_1_rl_2_BIT_ETC___d1661,
|
|
SEL_ARR_entry_0_rl_BIT_532_030_entry_1_rl_2_BI_ETC___d1663,
|
|
SEL_ARR_entry_0_rl_BIT_531_37_entry_1_rl_2_BIT_ETC___d1666,
|
|
SEL_ARR_entry_0_rl_BIT_530_95_entry_1_rl_2_BIT_ETC___d1668,
|
|
SEL_ARR_entry_0_rl_BIT_529_53_entry_1_rl_2_BIT_ETC___d1671,
|
|
SEL_ARR_entry_0_rl_BIT_528_12_entry_1_rl_2_BIT_ETC___d1673,
|
|
SEL_ARR_entry_0_rl_BIT_527_70_entry_1_rl_2_BIT_ETC___d1676,
|
|
SEL_ARR_entry_0_rl_BIT_526_29_entry_1_rl_2_BIT_ETC___d1678,
|
|
SEL_ARR_entry_0_rl_BIT_525_87_entry_1_rl_2_BIT_ETC___d1681,
|
|
SEL_ARR_entry_0_rl_BIT_524_46_entry_1_rl_2_BIT_ETC___d1683,
|
|
SEL_ARR_entry_0_rl_BIT_523_04_entry_1_rl_2_BIT_ETC___d1686,
|
|
SEL_ARR_entry_0_rl_BIT_522_63_entry_1_rl_2_BIT_ETC___d1688,
|
|
SEL_ARR_entry_0_rl_BIT_521_21_entry_1_rl_2_BIT_ETC___d1691,
|
|
SEL_ARR_entry_0_rl_BIT_520_80_entry_1_rl_2_BIT_ETC___d1693,
|
|
SEL_ARR_entry_0_rl_BIT_519_38_entry_1_rl_2_BIT_ETC___d1696,
|
|
SEL_ARR_entry_0_rl_BIT_518_97_entry_1_rl_2_BIT_ETC___d1698,
|
|
SEL_ARR_entry_0_rl_BIT_517_55_entry_1_rl_2_BIT_ETC___d1701,
|
|
SEL_ARR_entry_0_rl_BIT_516_016_entry_1_rl_2_BI_ETC___d1703,
|
|
SEL_ARR_entry_0_rl_BIT_515_120_entry_1_rl_2_BI_ETC___d1706,
|
|
SEL_ARR_entry_0_rl_BIT_514_135_entry_1_rl_2_BI_ETC___d1708,
|
|
SEL_ARR_entry_0_rl_BIT_513_151_entry_1_rl_2_BI_ETC___d1710,
|
|
SEL_ARR_entry_0_rl_BIT_512_166_entry_1_rl_2_BI_ETC___d1713,
|
|
SEL_ARR_entry_0_rl_BITS_511_TO_448_208_entry_1_ETC___d1715,
|
|
SEL_ARR_entry_0_rl_BITS_447_TO_384_301_entry_1_ETC___d1717,
|
|
SEL_ARR_entry_0_rl_BITS_383_TO_320_205_entry_1_ETC___d1720,
|
|
SEL_ARR_entry_0_rl_BITS_319_TO_256_298_entry_1_ETC___d1722,
|
|
SEL_ARR_entry_0_rl_BITS_255_TO_192_202_entry_1_ETC___d1725,
|
|
SEL_ARR_entry_0_rl_BITS_191_TO_128_295_entry_1_ETC___d1727,
|
|
SEL_ARR_entry_0_rl_BITS_127_TO_64_199_entry_1__ETC___d1730,
|
|
SEL_ARR_entry_0_rl_BITS_63_TO_0_292_entry_1_rl_ETC___d1732 } ;
|
|
assign RDY_deq = inited ;
|
|
assign CAN_FIRE_deq = inited ;
|
|
assign WILL_FIRE_deq = EN_deq ;
|
|
|
|
// actionvalue method issue
|
|
assign issue =
|
|
{ issueQ$D_OUT,
|
|
SEL_ARR_entry_0_rl_BITS_637_TO_580_9_entry_1_r_ETC___d1736,
|
|
SEL_ARR_entry_0_rl_BIT_579_79_entry_1_rl_2_BIT_ETC___d1737,
|
|
SEL_ARR_entry_0_rl_BIT_578_37_entry_1_rl_2_BIT_ETC___d1738,
|
|
SEL_ARR_entry_0_rl_BIT_577_95_entry_1_rl_2_BIT_ETC___d1739,
|
|
SEL_ARR_entry_0_rl_BIT_576_54_entry_1_rl_2_BIT_ETC___d1741,
|
|
SEL_ARR_entry_0_rl_BIT_575_12_entry_1_rl_2_BIT_ETC___d1742,
|
|
SEL_ARR_entry_0_rl_BIT_574_71_entry_1_rl_2_BIT_ETC___d1744,
|
|
SEL_ARR_entry_0_rl_BIT_573_29_entry_1_rl_2_BIT_ETC___d1745,
|
|
SEL_ARR_entry_0_rl_BIT_572_88_entry_1_rl_2_BIT_ETC___d1747,
|
|
SEL_ARR_entry_0_rl_BIT_571_46_entry_1_rl_2_BIT_ETC___d1748,
|
|
SEL_ARR_entry_0_rl_BIT_570_05_entry_1_rl_2_BIT_ETC___d1750,
|
|
SEL_ARR_entry_0_rl_BIT_569_63_entry_1_rl_2_BIT_ETC___d1751,
|
|
SEL_ARR_entry_0_rl_BIT_568_22_entry_1_rl_2_BIT_ETC___d1753,
|
|
SEL_ARR_entry_0_rl_BIT_567_80_entry_1_rl_2_BIT_ETC___d1754,
|
|
SEL_ARR_entry_0_rl_BIT_566_39_entry_1_rl_2_BIT_ETC___d1756,
|
|
SEL_ARR_entry_0_rl_BIT_565_97_entry_1_rl_2_BIT_ETC___d1757,
|
|
SEL_ARR_entry_0_rl_BIT_564_058_entry_1_rl_2_BI_ETC___d1759,
|
|
SEL_ARR_entry_0_rl_BIT_563_65_entry_1_rl_2_BIT_ETC___d1760,
|
|
SEL_ARR_entry_0_rl_BIT_562_23_entry_1_rl_2_BIT_ETC___d1762,
|
|
SEL_ARR_entry_0_rl_BIT_561_81_entry_1_rl_2_BIT_ETC___d1763,
|
|
SEL_ARR_entry_0_rl_BIT_560_40_entry_1_rl_2_BIT_ETC___d1765,
|
|
SEL_ARR_entry_0_rl_BIT_559_98_entry_1_rl_2_BIT_ETC___d1766,
|
|
SEL_ARR_entry_0_rl_BIT_558_57_entry_1_rl_2_BIT_ETC___d1768,
|
|
SEL_ARR_entry_0_rl_BIT_557_15_entry_1_rl_2_BIT_ETC___d1769,
|
|
SEL_ARR_entry_0_rl_BIT_556_74_entry_1_rl_2_BIT_ETC___d1771,
|
|
SEL_ARR_entry_0_rl_BIT_555_32_entry_1_rl_2_BIT_ETC___d1772,
|
|
SEL_ARR_entry_0_rl_BIT_554_91_entry_1_rl_2_BIT_ETC___d1774,
|
|
SEL_ARR_entry_0_rl_BIT_553_49_entry_1_rl_2_BIT_ETC___d1775,
|
|
SEL_ARR_entry_0_rl_BIT_552_08_entry_1_rl_2_BIT_ETC___d1777,
|
|
SEL_ARR_entry_0_rl_BIT_551_66_entry_1_rl_2_BIT_ETC___d1778,
|
|
SEL_ARR_entry_0_rl_BIT_550_25_entry_1_rl_2_BIT_ETC___d1780,
|
|
SEL_ARR_entry_0_rl_BIT_549_83_entry_1_rl_2_BIT_ETC___d1781,
|
|
SEL_ARR_entry_0_rl_BIT_548_044_entry_1_rl_2_BI_ETC___d1783,
|
|
SEL_ARR_entry_0_rl_BIT_547_51_entry_1_rl_2_BIT_ETC___d1784,
|
|
SEL_ARR_entry_0_rl_BIT_546_09_entry_1_rl_2_BIT_ETC___d1786,
|
|
SEL_ARR_entry_0_rl_BIT_545_67_entry_1_rl_2_BIT_ETC___d1787,
|
|
SEL_ARR_entry_0_rl_BIT_544_26_entry_1_rl_2_BIT_ETC___d1789,
|
|
SEL_ARR_entry_0_rl_BIT_543_84_entry_1_rl_2_BIT_ETC___d1790,
|
|
SEL_ARR_entry_0_rl_BIT_542_43_entry_1_rl_2_BIT_ETC___d1792,
|
|
SEL_ARR_entry_0_rl_BIT_541_01_entry_1_rl_2_BIT_ETC___d1793,
|
|
SEL_ARR_entry_0_rl_BIT_540_60_entry_1_rl_2_BIT_ETC___d1795,
|
|
SEL_ARR_entry_0_rl_BIT_539_18_entry_1_rl_2_BIT_ETC___d1796,
|
|
SEL_ARR_entry_0_rl_BIT_538_77_entry_1_rl_2_BIT_ETC___d1798,
|
|
SEL_ARR_entry_0_rl_BIT_537_35_entry_1_rl_2_BIT_ETC___d1799,
|
|
SEL_ARR_entry_0_rl_BIT_536_94_entry_1_rl_2_BIT_ETC___d1801,
|
|
SEL_ARR_entry_0_rl_BIT_535_52_entry_1_rl_2_BIT_ETC___d1802,
|
|
SEL_ARR_entry_0_rl_BIT_534_11_entry_1_rl_2_BIT_ETC___d1804,
|
|
SEL_ARR_entry_0_rl_BIT_533_69_entry_1_rl_2_BIT_ETC___d1805,
|
|
SEL_ARR_entry_0_rl_BIT_532_030_entry_1_rl_2_BI_ETC___d1807,
|
|
SEL_ARR_entry_0_rl_BIT_531_37_entry_1_rl_2_BIT_ETC___d1808,
|
|
SEL_ARR_entry_0_rl_BIT_530_95_entry_1_rl_2_BIT_ETC___d1810,
|
|
SEL_ARR_entry_0_rl_BIT_529_53_entry_1_rl_2_BIT_ETC___d1811,
|
|
SEL_ARR_entry_0_rl_BIT_528_12_entry_1_rl_2_BIT_ETC___d1813,
|
|
SEL_ARR_entry_0_rl_BIT_527_70_entry_1_rl_2_BIT_ETC___d1814,
|
|
SEL_ARR_entry_0_rl_BIT_526_29_entry_1_rl_2_BIT_ETC___d1816,
|
|
SEL_ARR_entry_0_rl_BIT_525_87_entry_1_rl_2_BIT_ETC___d1817,
|
|
SEL_ARR_entry_0_rl_BIT_524_46_entry_1_rl_2_BIT_ETC___d1819,
|
|
SEL_ARR_entry_0_rl_BIT_523_04_entry_1_rl_2_BIT_ETC___d1820,
|
|
SEL_ARR_entry_0_rl_BIT_522_63_entry_1_rl_2_BIT_ETC___d1822,
|
|
SEL_ARR_entry_0_rl_BIT_521_21_entry_1_rl_2_BIT_ETC___d1823,
|
|
SEL_ARR_entry_0_rl_BIT_520_80_entry_1_rl_2_BIT_ETC___d1825,
|
|
SEL_ARR_entry_0_rl_BIT_519_38_entry_1_rl_2_BIT_ETC___d1826,
|
|
SEL_ARR_entry_0_rl_BIT_518_97_entry_1_rl_2_BIT_ETC___d1828,
|
|
SEL_ARR_entry_0_rl_BIT_517_55_entry_1_rl_2_BIT_ETC___d1829,
|
|
SEL_ARR_entry_0_rl_BIT_516_016_entry_1_rl_2_BI_ETC___d1831,
|
|
SEL_ARR_entry_0_rl_BIT_515_120_entry_1_rl_2_BI_ETC___d1832,
|
|
SEL_ARR_entry_0_rl_BIT_514_135_entry_1_rl_2_BI_ETC___d1833,
|
|
SEL_ARR_entry_0_rl_BIT_513_151_entry_1_rl_2_BI_ETC___d1835,
|
|
SEL_ARR_entry_0_rl_BIT_512_166_entry_1_rl_2_BI_ETC___d1836,
|
|
SEL_ARR_entry_0_rl_BITS_511_TO_448_208_entry_1_ETC___d1838,
|
|
SEL_ARR_entry_0_rl_BITS_447_TO_384_301_entry_1_ETC___d1839,
|
|
SEL_ARR_entry_0_rl_BITS_383_TO_320_205_entry_1_ETC___d1840,
|
|
SEL_ARR_entry_0_rl_BITS_319_TO_256_298_entry_1_ETC___d1841,
|
|
SEL_ARR_entry_0_rl_BITS_255_TO_192_202_entry_1_ETC___d1843,
|
|
SEL_ARR_entry_0_rl_BITS_191_TO_128_295_entry_1_ETC___d1844,
|
|
SEL_ARR_entry_0_rl_BITS_127_TO_64_199_entry_1__ETC___d1846,
|
|
SEL_ARR_entry_0_rl_BITS_63_TO_0_292_entry_1_rl_ETC___d1847 } ;
|
|
assign RDY_issue = issueQ$EMPTY_N ;
|
|
assign CAN_FIRE_issue = issueQ$EMPTY_N ;
|
|
assign WILL_FIRE_issue = EN_issue ;
|
|
|
|
// value method search
|
|
assign search =
|
|
{ valid_0_rl_3_AND_search_paddr_BITS_63_TO_6_850_ETC___d1948 ||
|
|
valid_2_rl_7_AND_search_paddr_BITS_63_TO_6_850_ETC___d2043,
|
|
idx__h325306,
|
|
valid_0_rl_3_AND_search_paddr_BITS_63_TO_6_850_ETC___d2171,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_512_166_entry_0_ETC___d2183,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BITS_127_TO_64_199__ETC___d2193,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BITS_63_TO_0_292_en_ETC___d2203 } ;
|
|
assign RDY_search = 1'd1 ;
|
|
|
|
// value method noMatchLdQ
|
|
assign noMatchLdQ =
|
|
(!valid_0_rl || noMatchLdQ_paddr[63:6] != entry_0_rl[637:580] ||
|
|
noMatchLdQ_be_BITS_15_TO_1_210_AND_SEL_ARR_ent_ETC___d2238 ==
|
|
16'd0) &&
|
|
(!valid_1_rl || noMatchLdQ_paddr[63:6] != entry_1_rl[637:580] ||
|
|
noMatchLdQ_be_BITS_15_TO_1_210_AND_SEL_ARR_ent_ETC___d2269 ==
|
|
16'd0) &&
|
|
(!valid_2_rl || noMatchLdQ_paddr[63:6] != entry_2_rl[637:580] ||
|
|
noMatchLdQ_be_BITS_15_TO_1_210_AND_SEL_ARR_ent_ETC___d2300 ==
|
|
16'd0) &&
|
|
(!valid_3_rl || noMatchLdQ_paddr[63:6] != entry_3_rl[637:580] ||
|
|
noMatchLdQ_be_BITS_15_TO_1_210_AND_SEL_ARR_ent_ETC___d2331 ==
|
|
16'd0) ;
|
|
assign RDY_noMatchLdQ = 1'd1 ;
|
|
|
|
// value method noMatchStQ
|
|
assign noMatchStQ =
|
|
(!valid_0_rl || noMatchStQ_paddr[63:6] != entry_0_rl[637:580] ||
|
|
noMatchStQ_be_BITS_15_TO_1_340_AND_SEL_ARR_ent_ETC___d2368 ==
|
|
16'd0) &&
|
|
(!valid_1_rl || noMatchStQ_paddr[63:6] != entry_1_rl[637:580] ||
|
|
noMatchStQ_be_BITS_15_TO_1_340_AND_SEL_ARR_ent_ETC___d2399 ==
|
|
16'd0) &&
|
|
(!valid_2_rl || noMatchStQ_paddr[63:6] != entry_2_rl[637:580] ||
|
|
noMatchStQ_be_BITS_15_TO_1_340_AND_SEL_ARR_ent_ETC___d2430 ==
|
|
16'd0) &&
|
|
(!valid_3_rl || noMatchStQ_paddr[63:6] != entry_3_rl[637:580] ||
|
|
noMatchStQ_be_BITS_15_TO_1_340_AND_SEL_ARR_ent_ETC___d2461 ==
|
|
16'd0) ;
|
|
assign RDY_noMatchStQ = 1'd1 ;
|
|
|
|
// submodule freeQ
|
|
SizedFIFO #(.p1width(32'd2),
|
|
.p2depth(32'd4),
|
|
.p3cntr_width(32'd2),
|
|
.guarded(32'd0)) freeQ(.RST(RST_N),
|
|
.CLK(CLK),
|
|
.D_IN(freeQ$D_IN),
|
|
.ENQ(freeQ$ENQ),
|
|
.DEQ(freeQ$DEQ),
|
|
.CLR(freeQ$CLR),
|
|
.D_OUT(freeQ$D_OUT),
|
|
.FULL_N(),
|
|
.EMPTY_N(freeQ$EMPTY_N));
|
|
|
|
// submodule issueQ
|
|
SizedFIFO #(.p1width(32'd2),
|
|
.p2depth(32'd4),
|
|
.p3cntr_width(32'd2),
|
|
.guarded(32'd0)) issueQ(.RST(RST_N),
|
|
.CLK(CLK),
|
|
.D_IN(issueQ$D_IN),
|
|
.ENQ(issueQ$ENQ),
|
|
.DEQ(issueQ$DEQ),
|
|
.CLR(issueQ$CLR),
|
|
.D_OUT(issueQ$D_OUT),
|
|
.FULL_N(issueQ$FULL_N),
|
|
.EMPTY_N(issueQ$EMPTY_N));
|
|
|
|
// rule RL_initFreeQ
|
|
assign CAN_FIRE_RL_initFreeQ = !inited ;
|
|
assign WILL_FIRE_RL_initFreeQ = CAN_FIRE_RL_initFreeQ ;
|
|
|
|
// rule RL_entry_0_canon
|
|
assign CAN_FIRE_RL_entry_0_canon = 1'd1 ;
|
|
assign WILL_FIRE_RL_entry_0_canon = 1'd1 ;
|
|
|
|
// rule RL_entry_1_canon
|
|
assign CAN_FIRE_RL_entry_1_canon = 1'd1 ;
|
|
assign WILL_FIRE_RL_entry_1_canon = 1'd1 ;
|
|
|
|
// rule RL_entry_2_canon
|
|
assign CAN_FIRE_RL_entry_2_canon = 1'd1 ;
|
|
assign WILL_FIRE_RL_entry_2_canon = 1'd1 ;
|
|
|
|
// rule RL_entry_3_canon
|
|
assign CAN_FIRE_RL_entry_3_canon = 1'd1 ;
|
|
assign WILL_FIRE_RL_entry_3_canon = 1'd1 ;
|
|
|
|
// rule RL_valid_0_canon
|
|
assign CAN_FIRE_RL_valid_0_canon = 1'd1 ;
|
|
assign WILL_FIRE_RL_valid_0_canon = 1'd1 ;
|
|
|
|
// rule RL_valid_1_canon
|
|
assign CAN_FIRE_RL_valid_1_canon = 1'd1 ;
|
|
assign WILL_FIRE_RL_valid_1_canon = 1'd1 ;
|
|
|
|
// rule RL_valid_2_canon
|
|
assign CAN_FIRE_RL_valid_2_canon = 1'd1 ;
|
|
assign WILL_FIRE_RL_valid_2_canon = 1'd1 ;
|
|
|
|
// rule RL_valid_3_canon
|
|
assign CAN_FIRE_RL_valid_3_canon = 1'd1 ;
|
|
assign WILL_FIRE_RL_valid_3_canon = 1'd1 ;
|
|
|
|
// inlined wires
|
|
assign entry_0_lat_1$wget =
|
|
(enq_idx == 2'd0 &&
|
|
SEL_ARR_IF_valid_0_lat_0_whas__1_THEN_valid_0__ETC___d125) ?
|
|
{ enq_paddr[63:6],
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_3_35_THEN_SEL_A_ETC___d1084,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_2_085_THEN_SEL__ETC___d1094,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_1_096_THEN_SEL__ETC___d1105,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_0_106_THEN_SEL__ETC___d1115,
|
|
IF_enq_be_EQ_65535_117_THEN_IF_enq_paddr_BITS__ETC___d1195,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_3_35_THEN_IF_en_ETC___d1387,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_2_085_THEN_IF_e_ETC___d1393,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_1_096_THEN_IF_e_ETC___d1399,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_0_106_THEN_IF_e_ETC___d1406 } :
|
|
{ enq_paddr[63:6],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[15],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[14],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[13],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[12],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[11],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[10],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[9],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[8],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[7],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[6],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[5],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[4],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[3],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[2],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[1],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[0],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[15],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[14],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[13],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[12],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[11],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[10],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[9],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[8],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[7],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[6],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[5],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[4],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[3],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[2],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[1],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[0],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[15],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[14],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[13],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[12],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[11],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[10],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[9],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[8],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[7],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[6],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[5],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[4],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[3],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[2],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[1],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[0],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[15],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[14],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[13],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[12],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[11],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[10],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[9],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[8],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[7],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[6],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[5],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[4],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[3],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[2],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[1],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[0],
|
|
enq_be == 16'd65535 && enq_data[128],
|
|
enq_be == 16'd65535 && enq_data[128],
|
|
enq_be == 16'd65535 && enq_data[128],
|
|
enq_be == 16'd65535 && enq_data[128],
|
|
enq_data[127:0],
|
|
enq_data[127:0],
|
|
enq_data[127:0],
|
|
enq_data[127:0] } ;
|
|
assign entry_0_lat_1$whas = EN_enq && enq_idx == 2'd0 ;
|
|
assign entry_1_lat_1$wget =
|
|
(enq_idx == 2'd1 &&
|
|
SEL_ARR_IF_valid_0_lat_0_whas__1_THEN_valid_0__ETC___d125) ?
|
|
{ enq_paddr[63:6],
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_3_35_THEN_SEL_A_ETC___d1084,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_2_085_THEN_SEL__ETC___d1094,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_1_096_THEN_SEL__ETC___d1105,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_0_106_THEN_SEL__ETC___d1115,
|
|
IF_enq_be_EQ_65535_117_THEN_IF_enq_paddr_BITS__ETC___d1195,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_3_35_THEN_IF_en_ETC___d1387,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_2_085_THEN_IF_e_ETC___d1393,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_1_096_THEN_IF_e_ETC___d1399,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_0_106_THEN_IF_e_ETC___d1406 } :
|
|
{ enq_paddr[63:6],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[15],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[14],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[13],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[12],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[11],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[10],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[9],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[8],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[7],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[6],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[5],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[4],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[3],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[2],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[1],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[0],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[15],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[14],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[13],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[12],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[11],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[10],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[9],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[8],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[7],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[6],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[5],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[4],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[3],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[2],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[1],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[0],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[15],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[14],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[13],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[12],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[11],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[10],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[9],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[8],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[7],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[6],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[5],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[4],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[3],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[2],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[1],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[0],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[15],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[14],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[13],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[12],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[11],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[10],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[9],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[8],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[7],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[6],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[5],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[4],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[3],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[2],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[1],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[0],
|
|
enq_be == 16'd65535 && enq_data[128],
|
|
enq_be == 16'd65535 && enq_data[128],
|
|
enq_be == 16'd65535 && enq_data[128],
|
|
enq_be == 16'd65535 && enq_data[128],
|
|
enq_data[127:0],
|
|
enq_data[127:0],
|
|
enq_data[127:0],
|
|
enq_data[127:0] } ;
|
|
assign entry_1_lat_1$whas = EN_enq && enq_idx == 2'd1 ;
|
|
assign entry_2_lat_1$wget =
|
|
(enq_idx == 2'd2 &&
|
|
SEL_ARR_IF_valid_0_lat_0_whas__1_THEN_valid_0__ETC___d125) ?
|
|
{ enq_paddr[63:6],
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_3_35_THEN_SEL_A_ETC___d1084,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_2_085_THEN_SEL__ETC___d1094,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_1_096_THEN_SEL__ETC___d1105,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_0_106_THEN_SEL__ETC___d1115,
|
|
IF_enq_be_EQ_65535_117_THEN_IF_enq_paddr_BITS__ETC___d1195,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_3_35_THEN_IF_en_ETC___d1387,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_2_085_THEN_IF_e_ETC___d1393,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_1_096_THEN_IF_e_ETC___d1399,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_0_106_THEN_IF_e_ETC___d1406 } :
|
|
{ enq_paddr[63:6],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[15],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[14],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[13],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[12],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[11],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[10],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[9],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[8],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[7],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[6],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[5],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[4],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[3],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[2],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[1],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[0],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[15],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[14],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[13],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[12],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[11],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[10],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[9],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[8],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[7],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[6],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[5],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[4],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[3],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[2],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[1],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[0],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[15],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[14],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[13],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[12],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[11],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[10],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[9],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[8],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[7],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[6],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[5],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[4],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[3],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[2],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[1],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[0],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[15],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[14],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[13],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[12],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[11],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[10],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[9],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[8],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[7],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[6],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[5],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[4],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[3],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[2],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[1],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[0],
|
|
enq_be == 16'd65535 && enq_data[128],
|
|
enq_be == 16'd65535 && enq_data[128],
|
|
enq_be == 16'd65535 && enq_data[128],
|
|
enq_be == 16'd65535 && enq_data[128],
|
|
enq_data[127:0],
|
|
enq_data[127:0],
|
|
enq_data[127:0],
|
|
enq_data[127:0] } ;
|
|
assign entry_2_lat_1$whas = EN_enq && enq_idx == 2'd2 ;
|
|
assign entry_3_lat_1$wget =
|
|
(enq_idx == 2'd3 &&
|
|
SEL_ARR_IF_valid_0_lat_0_whas__1_THEN_valid_0__ETC___d125) ?
|
|
{ enq_paddr[63:6],
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_3_35_THEN_SEL_A_ETC___d1084,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_2_085_THEN_SEL__ETC___d1094,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_1_096_THEN_SEL__ETC___d1105,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_0_106_THEN_SEL__ETC___d1115,
|
|
IF_enq_be_EQ_65535_117_THEN_IF_enq_paddr_BITS__ETC___d1195,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_3_35_THEN_IF_en_ETC___d1387,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_2_085_THEN_IF_e_ETC___d1393,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_1_096_THEN_IF_e_ETC___d1399,
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_0_106_THEN_IF_e_ETC___d1406 } :
|
|
{ enq_paddr[63:6],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[15],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[14],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[13],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[12],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[11],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[10],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[9],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[8],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[7],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[6],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[5],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[4],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[3],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[2],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[1],
|
|
enq_paddr[5:4] == 2'd3 && enq_be[0],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[15],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[14],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[13],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[12],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[11],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[10],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[9],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[8],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[7],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[6],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[5],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[4],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[3],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[2],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[1],
|
|
enq_paddr[5:4] == 2'd2 && enq_be[0],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[15],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[14],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[13],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[12],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[11],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[10],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[9],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[8],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[7],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[6],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[5],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[4],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[3],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[2],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[1],
|
|
enq_paddr[5:4] == 2'd1 && enq_be[0],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[15],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[14],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[13],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[12],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[11],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[10],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[9],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[8],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[7],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[6],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[5],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[4],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[3],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[2],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[1],
|
|
enq_paddr[5:4] == 2'd0 && enq_be[0],
|
|
enq_be == 16'd65535 && enq_data[128],
|
|
enq_be == 16'd65535 && enq_data[128],
|
|
enq_be == 16'd65535 && enq_data[128],
|
|
enq_be == 16'd65535 && enq_data[128],
|
|
enq_data[127:0],
|
|
enq_data[127:0],
|
|
enq_data[127:0],
|
|
enq_data[127:0] } ;
|
|
assign entry_3_lat_1$whas = EN_enq && enq_idx == 2'd3 ;
|
|
assign valid_0_lat_0$whas = EN_deq && deq_idx == 2'd0 ;
|
|
assign valid_0_lat_1$whas =
|
|
EN_enq && enq_idx == 2'd0 &&
|
|
!SEL_ARR_IF_valid_0_lat_0_whas__1_THEN_valid_0__ETC___d125 ;
|
|
assign valid_1_lat_0$whas = EN_deq && deq_idx == 2'd1 ;
|
|
assign valid_1_lat_1$whas =
|
|
EN_enq && enq_idx == 2'd1 &&
|
|
!SEL_ARR_IF_valid_0_lat_0_whas__1_THEN_valid_0__ETC___d125 ;
|
|
assign valid_2_lat_0$whas = EN_deq && deq_idx == 2'd2 ;
|
|
assign valid_2_lat_1$whas =
|
|
EN_enq && enq_idx == 2'd2 &&
|
|
!SEL_ARR_IF_valid_0_lat_0_whas__1_THEN_valid_0__ETC___d125 ;
|
|
assign valid_3_lat_0$whas = EN_deq && deq_idx == 2'd3 ;
|
|
assign valid_3_lat_1$whas =
|
|
EN_enq && enq_idx == 2'd3 &&
|
|
!SEL_ARR_IF_valid_0_lat_0_whas__1_THEN_valid_0__ETC___d125 ;
|
|
|
|
// register entry_0_rl
|
|
assign entry_0_rl$D_IN =
|
|
entry_0_lat_1$whas ? entry_0_lat_1$wget : entry_0_rl ;
|
|
assign entry_0_rl$EN = 1'd1 ;
|
|
|
|
// register entry_1_rl
|
|
assign entry_1_rl$D_IN =
|
|
entry_1_lat_1$whas ? entry_1_lat_1$wget : entry_1_rl ;
|
|
assign entry_1_rl$EN = 1'd1 ;
|
|
|
|
// register entry_2_rl
|
|
assign entry_2_rl$D_IN =
|
|
entry_2_lat_1$whas ? entry_2_lat_1$wget : entry_2_rl ;
|
|
assign entry_2_rl$EN = 1'd1 ;
|
|
|
|
// register entry_3_rl
|
|
assign entry_3_rl$D_IN =
|
|
entry_3_lat_1$whas ? entry_3_lat_1$wget : entry_3_rl ;
|
|
assign entry_3_rl$EN = 1'd1 ;
|
|
|
|
// register initIdx
|
|
assign initIdx$D_IN = initIdx + 2'd1 ;
|
|
assign initIdx$EN = CAN_FIRE_RL_initFreeQ ;
|
|
|
|
// register inited
|
|
assign inited$D_IN = 1'd1 ;
|
|
assign inited$EN = WILL_FIRE_RL_initFreeQ && initIdx == 2'd3 ;
|
|
|
|
// register valid_0_rl
|
|
assign valid_0_rl$D_IN =
|
|
valid_0_lat_1$whas ||
|
|
IF_valid_0_lat_0_whas__1_THEN_valid_0_lat_0_wg_ETC___d34 ;
|
|
assign valid_0_rl$EN = 1'd1 ;
|
|
|
|
// register valid_1_rl
|
|
assign valid_1_rl$D_IN =
|
|
valid_1_lat_1$whas ||
|
|
IF_valid_1_lat_0_whas__8_THEN_valid_1_lat_0_wg_ETC___d41 ;
|
|
assign valid_1_rl$EN = 1'd1 ;
|
|
|
|
// register valid_2_rl
|
|
assign valid_2_rl$D_IN =
|
|
valid_2_lat_1$whas ||
|
|
IF_valid_2_lat_0_whas__5_THEN_valid_2_lat_0_wg_ETC___d48 ;
|
|
assign valid_2_rl$EN = 1'd1 ;
|
|
|
|
// register valid_3_rl
|
|
assign valid_3_rl$D_IN =
|
|
valid_3_lat_1$whas ||
|
|
IF_valid_3_lat_0_whas__2_THEN_valid_3_lat_0_wg_ETC___d55 ;
|
|
assign valid_3_rl$EN = 1'd1 ;
|
|
|
|
// submodule freeQ
|
|
assign freeQ$D_IN = EN_deq ? deq_idx : initIdx ;
|
|
assign freeQ$ENQ = EN_deq || WILL_FIRE_RL_initFreeQ ;
|
|
assign freeQ$DEQ =
|
|
EN_enq &&
|
|
!SEL_ARR_IF_valid_0_lat_0_whas__1_THEN_valid_0__ETC___d125 ;
|
|
assign freeQ$CLR = 1'b0 ;
|
|
|
|
// submodule issueQ
|
|
assign issueQ$D_IN = enq_idx ;
|
|
assign issueQ$ENQ =
|
|
EN_enq &&
|
|
!SEL_ARR_IF_valid_0_lat_0_whas__1_THEN_valid_0__ETC___d125 ;
|
|
assign issueQ$DEQ = EN_issue ;
|
|
assign issueQ$CLR = 1'b0 ;
|
|
|
|
// remaining internal signals
|
|
assign IF_IF_valid_0_lat_0_whas__1_THEN_NOT_valid_0_l_ETC___d116 =
|
|
IF_valid_0_lat_0_whas__1_THEN_NOT_valid_0_lat__ETC___d97 ?
|
|
IF_valid_1_lat_0_whas__8_THEN_valid_1_lat_0_wg_ETC___d41 &&
|
|
IF_entry_1_lat_0_whas__0_THEN_entry_1_lat_0_wg_ETC___d77 :
|
|
IF_valid_0_lat_0_whas__1_THEN_valid_0_lat_0_wg_ETC___d34 ;
|
|
assign IF_IF_valid_0_lat_0_whas__1_THEN_NOT_valid_0_l_ETC___d117 =
|
|
(IF_valid_0_lat_0_whas__1_THEN_NOT_valid_0_lat__ETC___d97 &&
|
|
IF_valid_1_lat_0_whas__8_THEN_NOT_valid_1_lat__ETC___d101) ?
|
|
IF_IF_valid_2_lat_0_whas__5_THEN_NOT_valid_2_l_ETC___d115 :
|
|
IF_IF_valid_0_lat_0_whas__1_THEN_NOT_valid_0_l_ETC___d116 ;
|
|
assign IF_IF_valid_0_lat_0_whas__1_THEN_NOT_valid_0_l_ETC___d120 =
|
|
(IF_valid_0_lat_0_whas__1_THEN_NOT_valid_0_lat__ETC___d97 &&
|
|
IF_valid_1_lat_0_whas__8_THEN_NOT_valid_1_lat__ETC___d101) ?
|
|
(IF_valid_2_lat_0_whas__5_THEN_NOT_valid_2_lat__ETC___d106 ?
|
|
2'd3 :
|
|
2'd2) :
|
|
(IF_valid_0_lat_0_whas__1_THEN_NOT_valid_0_lat__ETC___d97 ?
|
|
2'd1 :
|
|
2'd0) ;
|
|
assign IF_IF_valid_2_lat_0_whas__5_THEN_NOT_valid_2_l_ETC___d115 =
|
|
IF_valid_2_lat_0_whas__5_THEN_NOT_valid_2_lat__ETC___d106 ?
|
|
IF_valid_3_lat_0_whas__2_THEN_valid_3_lat_0_wg_ETC___d55 &&
|
|
entry_3_rl[637:580] == getEnqIndex_paddr[63:6] :
|
|
IF_valid_2_lat_0_whas__5_THEN_valid_2_lat_0_wg_ETC___d48 ;
|
|
assign IF_enq_be_BIT_15_196_THEN_enq_data_BITS_127_TO_ETC___d1266 =
|
|
{ enq_be[15] ?
|
|
enq_data[127:120] :
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1255[63:56],
|
|
enq_be[14] ?
|
|
enq_data[119:112] :
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1255[55:48],
|
|
enq_be[13] ?
|
|
enq_data[111:104] :
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1255[47:40] } ;
|
|
assign IF_enq_be_BIT_15_196_THEN_enq_data_BITS_127_TO_ETC___d1275 =
|
|
{ IF_enq_be_BIT_15_196_THEN_enq_data_BITS_127_TO_ETC___d1266,
|
|
enq_be[12] ?
|
|
enq_data[103:96] :
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1255[39:32],
|
|
enq_be[11] ?
|
|
enq_data[95:88] :
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1255[31:24] } ;
|
|
assign IF_enq_be_BIT_15_196_THEN_enq_data_BITS_127_TO_ETC___d1284 =
|
|
{ IF_enq_be_BIT_15_196_THEN_enq_data_BITS_127_TO_ETC___d1275,
|
|
enq_be[10] ?
|
|
enq_data[87:80] :
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1255[23:16],
|
|
enq_be[9] ?
|
|
enq_data[79:72] :
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1255[15:8] } ;
|
|
assign IF_enq_be_BIT_15_196_THEN_enq_data_BITS_127_TO_ETC___d1381 =
|
|
{ IF_enq_be_BIT_15_196_THEN_enq_data_BITS_127_TO_ETC___d1284,
|
|
enq_be[8] ?
|
|
enq_data[71:64] :
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1255[7:0],
|
|
IF_enq_be_BIT_7_289_THEN_enq_data_BITS_63_TO_5_ETC___d1377,
|
|
enq_be[0] ?
|
|
enq_data[7:0] :
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1348[7:0] } ;
|
|
assign IF_enq_be_BIT_7_289_THEN_enq_data_BITS_63_TO_5_ETC___d1359 =
|
|
{ enq_be[7] ?
|
|
enq_data[63:56] :
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1348[63:56],
|
|
enq_be[6] ?
|
|
enq_data[55:48] :
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1348[55:48],
|
|
enq_be[5] ?
|
|
enq_data[47:40] :
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1348[47:40] } ;
|
|
assign IF_enq_be_BIT_7_289_THEN_enq_data_BITS_63_TO_5_ETC___d1368 =
|
|
{ IF_enq_be_BIT_7_289_THEN_enq_data_BITS_63_TO_5_ETC___d1359,
|
|
enq_be[4] ?
|
|
enq_data[39:32] :
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1348[39:32],
|
|
enq_be[3] ?
|
|
enq_data[31:24] :
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1348[31:24] } ;
|
|
assign IF_enq_be_BIT_7_289_THEN_enq_data_BITS_63_TO_5_ETC___d1377 =
|
|
{ IF_enq_be_BIT_7_289_THEN_enq_data_BITS_63_TO_5_ETC___d1368,
|
|
enq_be[2] ?
|
|
enq_data[23:16] :
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1348[23:16],
|
|
enq_be[1] ?
|
|
enq_data[15:8] :
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1348[15:8] } ;
|
|
assign IF_enq_paddr_BITS_5_TO_4_34_EQ_0_106_THEN_IF_e_ETC___d1406 =
|
|
(enq_paddr[5:4] == 2'd0) ?
|
|
IF_enq_be_BIT_15_196_THEN_enq_data_BITS_127_TO_ETC___d1381 :
|
|
{ SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1402,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1404 } ;
|
|
assign IF_enq_paddr_BITS_5_TO_4_34_EQ_0_106_THEN_SEL__ETC___d1115 =
|
|
(enq_paddr[5:4] == 2'd0) ?
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1075 :
|
|
{ SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d149,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d207,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d265,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d324,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d382,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d441,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d499,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d558,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d616,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d675,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d733,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d792,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d850,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d909,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d967,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1028 } ;
|
|
assign IF_enq_paddr_BITS_5_TO_4_34_EQ_1_096_THEN_IF_e_ETC___d1399 =
|
|
(enq_paddr[5:4] == 2'd1) ?
|
|
IF_enq_be_BIT_15_196_THEN_enq_data_BITS_127_TO_ETC___d1381 :
|
|
{ SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1395,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1397 } ;
|
|
assign IF_enq_paddr_BITS_5_TO_4_34_EQ_1_096_THEN_SEL__ETC___d1105 =
|
|
(enq_paddr[5:4] == 2'd1) ?
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1075 :
|
|
{ SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d163,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d221,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d279,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d338,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d396,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d455,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d513,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d572,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d630,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d689,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d747,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d806,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d864,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d923,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d981,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1042 } ;
|
|
assign IF_enq_paddr_BITS_5_TO_4_34_EQ_2_085_THEN_IF_e_ETC___d1393 =
|
|
(enq_paddr[5:4] == 2'd2) ?
|
|
IF_enq_be_BIT_15_196_THEN_enq_data_BITS_127_TO_ETC___d1381 :
|
|
{ SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1389,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1391 } ;
|
|
assign IF_enq_paddr_BITS_5_TO_4_34_EQ_2_085_THEN_SEL__ETC___d1094 =
|
|
(enq_paddr[5:4] == 2'd2) ?
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1075 :
|
|
{ SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d177,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d235,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d293,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d352,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d410,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d469,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d527,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d586,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d644,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d703,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d761,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d820,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d878,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d937,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d995,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1056 } ;
|
|
assign IF_enq_paddr_BITS_5_TO_4_34_EQ_3_35_THEN_IF_en_ETC___d1387 =
|
|
(enq_paddr[5:4] == 2'd3) ?
|
|
IF_enq_be_BIT_15_196_THEN_enq_data_BITS_127_TO_ETC___d1381 :
|
|
{ SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1383,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1385 } ;
|
|
assign IF_enq_paddr_BITS_5_TO_4_34_EQ_3_35_THEN_SEL_A_ETC___d1084 =
|
|
(enq_paddr[5:4] == 2'd3) ?
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1075 :
|
|
{ SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d191,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d249,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d307,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d366,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d424,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d483,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d541,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d600,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d658,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d717,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d775,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d834,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d892,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d951,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1009,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1070 } ;
|
|
assign IF_enq_paddr_BITS_5_TO_4_34_EQ_3_35_THEN_enq_d_ETC___d1149 =
|
|
{ (enq_paddr[5:4] == 2'd3) ?
|
|
enq_data[128] :
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1132,
|
|
(enq_paddr[5:4] == 2'd2) ?
|
|
enq_data[128] :
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1147 } ;
|
|
assign IF_enq_paddr_BITS_5_TO_4_34_EQ_3_35_THEN_enq_d_ETC___d1180 =
|
|
{ IF_enq_paddr_BITS_5_TO_4_34_EQ_3_35_THEN_enq_d_ETC___d1149,
|
|
(enq_paddr[5:4] == 2'd1) ?
|
|
enq_data[128] :
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1163,
|
|
(enq_paddr[5:4] == 2'd0) ?
|
|
enq_data[128] :
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1178 } ;
|
|
assign IF_entry_0_lat_0_whas_THEN_entry_0_lat_0_wget__ETC___d72 =
|
|
entry_0_rl[637:580] == getEnqIndex_paddr[63:6] ;
|
|
assign IF_entry_1_lat_0_whas__0_THEN_entry_1_lat_0_wg_ETC___d77 =
|
|
entry_1_rl[637:580] == getEnqIndex_paddr[63:6] ;
|
|
assign IF_entry_2_lat_0_whas__7_THEN_entry_2_lat_0_wg_ETC___d83 =
|
|
entry_2_rl[637:580] == getEnqIndex_paddr[63:6] ;
|
|
assign IF_valid_0_lat_0_whas__1_THEN_NOT_valid_0_lat__ETC___d97 =
|
|
valid_0_lat_0$whas || !valid_0_rl ||
|
|
!IF_entry_0_lat_0_whas_THEN_entry_0_lat_0_wget__ETC___d72 ;
|
|
assign IF_valid_0_lat_0_whas__1_THEN_valid_0_lat_0_wg_ETC___d34 =
|
|
!valid_0_lat_0$whas && valid_0_rl ;
|
|
assign IF_valid_0_lat_0_whas__1_THEN_valid_0_lat_0_wg_ETC___d91 =
|
|
IF_valid_0_lat_0_whas__1_THEN_valid_0_lat_0_wg_ETC___d34 &&
|
|
IF_entry_0_lat_0_whas_THEN_entry_0_lat_0_wget__ETC___d72 ||
|
|
IF_valid_1_lat_0_whas__8_THEN_valid_1_lat_0_wg_ETC___d41 &&
|
|
IF_entry_1_lat_0_whas__0_THEN_entry_1_lat_0_wg_ETC___d77 ||
|
|
IF_valid_2_lat_0_whas__5_THEN_valid_2_lat_0_wg_ETC___d90 ;
|
|
assign IF_valid_1_lat_0_whas__8_THEN_NOT_valid_1_lat__ETC___d101 =
|
|
valid_1_lat_0$whas || !valid_1_rl ||
|
|
!IF_entry_1_lat_0_whas__0_THEN_entry_1_lat_0_wg_ETC___d77 ;
|
|
assign IF_valid_1_lat_0_whas__8_THEN_valid_1_lat_0_wg_ETC___d41 =
|
|
!valid_1_lat_0$whas && valid_1_rl ;
|
|
assign IF_valid_2_lat_0_whas__5_THEN_NOT_valid_2_lat__ETC___d106 =
|
|
valid_2_lat_0$whas || !valid_2_rl ||
|
|
!IF_entry_2_lat_0_whas__7_THEN_entry_2_lat_0_wg_ETC___d83 ;
|
|
assign IF_valid_2_lat_0_whas__5_THEN_valid_2_lat_0_wg_ETC___d48 =
|
|
!valid_2_lat_0$whas && valid_2_rl ;
|
|
assign IF_valid_2_lat_0_whas__5_THEN_valid_2_lat_0_wg_ETC___d90 =
|
|
IF_valid_2_lat_0_whas__5_THEN_valid_2_lat_0_wg_ETC___d48 &&
|
|
IF_entry_2_lat_0_whas__7_THEN_entry_2_lat_0_wg_ETC___d83 ||
|
|
IF_valid_3_lat_0_whas__2_THEN_valid_3_lat_0_wg_ETC___d55 &&
|
|
entry_3_rl[637:580] == getEnqIndex_paddr[63:6] ;
|
|
assign IF_valid_3_lat_0_whas__2_THEN_valid_3_lat_0_wg_ETC___d55 =
|
|
!valid_3_lat_0$whas && valid_3_rl ;
|
|
assign NOT_valid_0_rl_3_2_OR_NOT_search_paddr_BITS_63_ETC___d2051 =
|
|
(!valid_0_rl ||
|
|
!search_paddr_BITS_63_TO_6_850_EQ_entry_0_rl_BI_ETC___d1851 ||
|
|
search_be_BITS_15_TO_1_853_AND_SEL_ARR_entry_0_ETC___d1897 ==
|
|
16'd0) &&
|
|
(!valid_1_rl ||
|
|
!search_paddr_BITS_63_TO_6_850_EQ_entry_1_rl_2__ETC___d1901 ||
|
|
search_be_BITS_15_TO_1_853_AND_SEL_ARR_entry_1_ETC___d1944 ==
|
|
16'd0) ;
|
|
assign SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1014 =
|
|
{ SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d193,
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d251,
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d309,
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d368,
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d426,
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d485,
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d543,
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d602,
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d660,
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d719,
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d777,
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d836,
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d894,
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d953,
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1011 } |
|
|
enq_be[15:1] ;
|
|
assign SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1075 =
|
|
{ SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1014,
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1072 |
|
|
enq_be[0] } ;
|
|
assign SEL_ARR_SEL_ARR_entry_0_rl_BIT_531_37_entry_1__ETC___d2161 =
|
|
{ SEL_ARR_SEL_ARR_entry_0_rl_BIT_531_37_entry_1__ETC___d2069,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_530_95_entry_1__ETC___d2075,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_529_53_entry_1__ETC___d2081,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_528_12_entry_1__ETC___d2088,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_527_70_entry_1__ETC___d2094,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_526_29_entry_1__ETC___d2101,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_525_87_entry_1__ETC___d2107,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_524_46_entry_1__ETC___d2114,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_523_04_entry_1__ETC___d2120,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_522_63_entry_1__ETC___d2127,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_521_21_entry_1__ETC___d2133,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_520_80_entry_1__ETC___d2140,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_519_38_entry_1__ETC___d2146,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_518_97_entry_1__ETC___d2153,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_517_55_entry_1__ETC___d2159 } &
|
|
search_be[15:1] ;
|
|
assign idx__h325306 =
|
|
NOT_valid_0_rl_3_2_OR_NOT_search_paddr_BITS_63_ETC___d2051 ?
|
|
((!valid_2_rl ||
|
|
!search_paddr_BITS_63_TO_6_850_EQ_entry_2_rl_9__ETC___d1949 ||
|
|
search_be_BITS_15_TO_1_853_AND_SEL_ARR_entry_2_ETC___d1992 ==
|
|
16'd0) ?
|
|
2'd3 :
|
|
2'd2) :
|
|
((!valid_0_rl ||
|
|
!search_paddr_BITS_63_TO_6_850_EQ_entry_0_rl_BI_ETC___d1851 ||
|
|
search_be_BITS_15_TO_1_853_AND_SEL_ARR_entry_0_ETC___d1897 ==
|
|
16'd0) ?
|
|
2'd1 :
|
|
2'd0) ;
|
|
assign noMatchLdQ_be_BITS_15_TO_1_210_AND_SEL_ARR_ent_ETC___d2234 =
|
|
noMatchLdQ_be[15:1] &
|
|
{ CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q73,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q74,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q75,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q76,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q77,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q78,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q79,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q80,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q81,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q82,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q83,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q84,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q85,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q86,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q87 } ;
|
|
assign noMatchLdQ_be_BITS_15_TO_1_210_AND_SEL_ARR_ent_ETC___d2238 =
|
|
{ noMatchLdQ_be_BITS_15_TO_1_210_AND_SEL_ARR_ent_ETC___d2234,
|
|
noMatchLdQ_be[0] &
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q88 } ;
|
|
assign noMatchLdQ_be_BITS_15_TO_1_210_AND_SEL_ARR_ent_ETC___d2266 =
|
|
noMatchLdQ_be[15:1] &
|
|
{ CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q89,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q90,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q91,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q92,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q93,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q94,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q95,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q96,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q97,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q98,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q99,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q100,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q101,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q102,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q103 } ;
|
|
assign noMatchLdQ_be_BITS_15_TO_1_210_AND_SEL_ARR_ent_ETC___d2269 =
|
|
{ noMatchLdQ_be_BITS_15_TO_1_210_AND_SEL_ARR_ent_ETC___d2266,
|
|
noMatchLdQ_be[0] &
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q104 } ;
|
|
assign noMatchLdQ_be_BITS_15_TO_1_210_AND_SEL_ARR_ent_ETC___d2297 =
|
|
noMatchLdQ_be[15:1] &
|
|
{ CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q105,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q106,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q107,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q108,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q109,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q110,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q111,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q112,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q113,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q114,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q115,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q116,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q117,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q118,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q119 } ;
|
|
assign noMatchLdQ_be_BITS_15_TO_1_210_AND_SEL_ARR_ent_ETC___d2300 =
|
|
{ noMatchLdQ_be_BITS_15_TO_1_210_AND_SEL_ARR_ent_ETC___d2297,
|
|
noMatchLdQ_be[0] &
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q120 } ;
|
|
assign noMatchLdQ_be_BITS_15_TO_1_210_AND_SEL_ARR_ent_ETC___d2328 =
|
|
noMatchLdQ_be[15:1] &
|
|
{ CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q121,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q122,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q123,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q124,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q125,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q126,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q127,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q128,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q129,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q130,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q131,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q132,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q133,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q134,
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q135 } ;
|
|
assign noMatchLdQ_be_BITS_15_TO_1_210_AND_SEL_ARR_ent_ETC___d2331 =
|
|
{ noMatchLdQ_be_BITS_15_TO_1_210_AND_SEL_ARR_ent_ETC___d2328,
|
|
noMatchLdQ_be[0] &
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q136 } ;
|
|
assign noMatchStQ_be_BITS_15_TO_1_340_AND_SEL_ARR_ent_ETC___d2364 =
|
|
noMatchStQ_be[15:1] &
|
|
{ CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q137,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q138,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q139,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q140,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q141,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q142,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q143,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q144,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q145,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q146,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q147,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q148,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q149,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q150,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q151 } ;
|
|
assign noMatchStQ_be_BITS_15_TO_1_340_AND_SEL_ARR_ent_ETC___d2368 =
|
|
{ noMatchStQ_be_BITS_15_TO_1_340_AND_SEL_ARR_ent_ETC___d2364,
|
|
noMatchStQ_be[0] &
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q152 } ;
|
|
assign noMatchStQ_be_BITS_15_TO_1_340_AND_SEL_ARR_ent_ETC___d2396 =
|
|
noMatchStQ_be[15:1] &
|
|
{ CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q153,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q154,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q155,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q156,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q157,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q158,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q159,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q160,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q161,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q162,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q163,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q164,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q165,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q166,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q167 } ;
|
|
assign noMatchStQ_be_BITS_15_TO_1_340_AND_SEL_ARR_ent_ETC___d2399 =
|
|
{ noMatchStQ_be_BITS_15_TO_1_340_AND_SEL_ARR_ent_ETC___d2396,
|
|
noMatchStQ_be[0] &
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q168 } ;
|
|
assign noMatchStQ_be_BITS_15_TO_1_340_AND_SEL_ARR_ent_ETC___d2427 =
|
|
noMatchStQ_be[15:1] &
|
|
{ CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q169,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q170,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q171,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q172,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q173,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q174,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q175,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q176,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q177,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q178,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q179,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q180,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q181,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q182,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q183 } ;
|
|
assign noMatchStQ_be_BITS_15_TO_1_340_AND_SEL_ARR_ent_ETC___d2430 =
|
|
{ noMatchStQ_be_BITS_15_TO_1_340_AND_SEL_ARR_ent_ETC___d2427,
|
|
noMatchStQ_be[0] &
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q184 } ;
|
|
assign noMatchStQ_be_BITS_15_TO_1_340_AND_SEL_ARR_ent_ETC___d2458 =
|
|
noMatchStQ_be[15:1] &
|
|
{ CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q185,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q186,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q187,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q188,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q189,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q190,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q191,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q192,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q193,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q194,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q195,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q196,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q197,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q198,
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q199 } ;
|
|
assign noMatchStQ_be_BITS_15_TO_1_340_AND_SEL_ARR_ent_ETC___d2461 =
|
|
{ noMatchStQ_be_BITS_15_TO_1_340_AND_SEL_ARR_ent_ETC___d2458,
|
|
noMatchStQ_be[0] &
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q200 } ;
|
|
assign search_be_BITS_15_TO_1_853_AND_SEL_ARR_entry_0_ETC___d1892 =
|
|
search_be[15:1] &
|
|
{ CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q9,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q10,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q11,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q12,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q13,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q14,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q15,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q16,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q17,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q18,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q19,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q20,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q21,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q22,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q23 } ;
|
|
assign search_be_BITS_15_TO_1_853_AND_SEL_ARR_entry_0_ETC___d1897 =
|
|
{ search_be_BITS_15_TO_1_853_AND_SEL_ARR_entry_0_ETC___d1892,
|
|
search_be[0] &
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q24 } ;
|
|
assign search_be_BITS_15_TO_1_853_AND_SEL_ARR_entry_1_ETC___d1940 =
|
|
search_be[15:1] &
|
|
{ CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q25,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q26,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q27,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q28,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q29,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q30,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q31,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q32,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q33,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q34,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q35,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q36,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q37,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q38,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q39 } ;
|
|
assign search_be_BITS_15_TO_1_853_AND_SEL_ARR_entry_1_ETC___d1944 =
|
|
{ search_be_BITS_15_TO_1_853_AND_SEL_ARR_entry_1_ETC___d1940,
|
|
search_be[0] &
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q40 } ;
|
|
assign search_be_BITS_15_TO_1_853_AND_SEL_ARR_entry_2_ETC___d1988 =
|
|
search_be[15:1] &
|
|
{ CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q41,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q42,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q43,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q44,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q45,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q46,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q47,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q48,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q49,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q50,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q51,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q52,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q53,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q54,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q55 } ;
|
|
assign search_be_BITS_15_TO_1_853_AND_SEL_ARR_entry_2_ETC___d1992 =
|
|
{ search_be_BITS_15_TO_1_853_AND_SEL_ARR_entry_2_ETC___d1988,
|
|
search_be[0] &
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q56 } ;
|
|
assign search_be_BITS_15_TO_1_853_AND_SEL_ARR_entry_3_ETC___d2035 =
|
|
search_be[15:1] &
|
|
{ CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q57,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q58,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q59,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q60,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q61,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q62,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q63,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q64,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q65,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q66,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q67,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q68,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q69,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q70,
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q71 } ;
|
|
assign search_be_BITS_15_TO_1_853_AND_SEL_ARR_entry_3_ETC___d2039 =
|
|
{ search_be_BITS_15_TO_1_853_AND_SEL_ARR_entry_3_ETC___d2035,
|
|
search_be[0] &
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q72 } ;
|
|
assign search_paddr_BITS_63_TO_6_850_EQ_entry_0_rl_BI_ETC___d1851 =
|
|
search_paddr[63:6] == entry_0_rl[637:580] ;
|
|
assign search_paddr_BITS_63_TO_6_850_EQ_entry_1_rl_2__ETC___d1901 =
|
|
search_paddr[63:6] == entry_1_rl[637:580] ;
|
|
assign search_paddr_BITS_63_TO_6_850_EQ_entry_2_rl_9__ETC___d1949 =
|
|
search_paddr[63:6] == entry_2_rl[637:580] ;
|
|
assign valid_0_rl_3_AND_search_paddr_BITS_63_TO_6_850_ETC___d1948 =
|
|
valid_0_rl &&
|
|
search_paddr_BITS_63_TO_6_850_EQ_entry_0_rl_BI_ETC___d1851 &&
|
|
search_be_BITS_15_TO_1_853_AND_SEL_ARR_entry_0_ETC___d1897 !=
|
|
16'd0 ||
|
|
valid_1_rl &&
|
|
search_paddr_BITS_63_TO_6_850_EQ_entry_1_rl_2__ETC___d1901 &&
|
|
search_be_BITS_15_TO_1_853_AND_SEL_ARR_entry_1_ETC___d1944 !=
|
|
16'd0 ;
|
|
assign valid_0_rl_3_AND_search_paddr_BITS_63_TO_6_850_ETC___d2171 =
|
|
(valid_0_rl_3_AND_search_paddr_BITS_63_TO_6_850_ETC___d1948 ||
|
|
valid_2_rl_7_AND_search_paddr_BITS_63_TO_6_850_ETC___d2043) &&
|
|
{ SEL_ARR_SEL_ARR_entry_0_rl_BIT_531_37_entry_1__ETC___d2161,
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_516_016_entry_1_ETC___d2167 &
|
|
search_be[0] } ==
|
|
search_be ;
|
|
assign valid_2_rl_7_AND_search_paddr_BITS_63_TO_6_850_ETC___d2043 =
|
|
valid_2_rl &&
|
|
search_paddr_BITS_63_TO_6_850_EQ_entry_2_rl_9__ETC___d1949 &&
|
|
search_be_BITS_15_TO_1_853_AND_SEL_ARR_entry_2_ETC___d1992 !=
|
|
16'd0 ||
|
|
valid_3_rl && search_paddr[63:6] == entry_3_rl[637:580] &&
|
|
search_be_BITS_15_TO_1_853_AND_SEL_ARR_entry_3_ETC___d2039 !=
|
|
16'd0 ;
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d128 =
|
|
entry_0_rl[637:580];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d128 =
|
|
entry_1_rl[637:580];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d128 =
|
|
entry_2_rl[637:580];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d128 =
|
|
entry_3_rl[637:580];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d149 =
|
|
entry_0_rl[531];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d149 =
|
|
entry_1_rl[531];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d149 =
|
|
entry_2_rl[531];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d149 =
|
|
entry_3_rl[531];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d163 =
|
|
entry_0_rl[547];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d163 =
|
|
entry_1_rl[547];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d163 =
|
|
entry_2_rl[547];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d163 =
|
|
entry_3_rl[547];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d177 =
|
|
entry_0_rl[563];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d177 =
|
|
entry_1_rl[563];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d177 =
|
|
entry_2_rl[563];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d177 =
|
|
entry_3_rl[563];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d191 =
|
|
entry_0_rl[579];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d191 =
|
|
entry_1_rl[579];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d191 =
|
|
entry_2_rl[579];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d191 =
|
|
entry_3_rl[579];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d221 =
|
|
entry_0_rl[546];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d221 =
|
|
entry_1_rl[546];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d221 =
|
|
entry_2_rl[546];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d221 =
|
|
entry_3_rl[546];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d207 =
|
|
entry_0_rl[530];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d207 =
|
|
entry_1_rl[530];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d207 =
|
|
entry_2_rl[530];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d207 =
|
|
entry_3_rl[530];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d235 =
|
|
entry_0_rl[562];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d235 =
|
|
entry_1_rl[562];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d235 =
|
|
entry_2_rl[562];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d235 =
|
|
entry_3_rl[562];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d249 =
|
|
entry_0_rl[578];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d249 =
|
|
entry_1_rl[578];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d249 =
|
|
entry_2_rl[578];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d249 =
|
|
entry_3_rl[578];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d265 =
|
|
entry_0_rl[529];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d265 =
|
|
entry_1_rl[529];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d265 =
|
|
entry_2_rl[529];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d265 =
|
|
entry_3_rl[529];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d279 =
|
|
entry_0_rl[545];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d279 =
|
|
entry_1_rl[545];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d279 =
|
|
entry_2_rl[545];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d279 =
|
|
entry_3_rl[545];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d293 =
|
|
entry_0_rl[561];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d293 =
|
|
entry_1_rl[561];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d293 =
|
|
entry_2_rl[561];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d293 =
|
|
entry_3_rl[561];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d307 =
|
|
entry_0_rl[577];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d307 =
|
|
entry_1_rl[577];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d307 =
|
|
entry_2_rl[577];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d307 =
|
|
entry_3_rl[577];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d338 =
|
|
entry_0_rl[544];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d338 =
|
|
entry_1_rl[544];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d338 =
|
|
entry_2_rl[544];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d338 =
|
|
entry_3_rl[544];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d324 =
|
|
entry_0_rl[528];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d324 =
|
|
entry_1_rl[528];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d324 =
|
|
entry_2_rl[528];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d324 =
|
|
entry_3_rl[528];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d352 =
|
|
entry_0_rl[560];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d352 =
|
|
entry_1_rl[560];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d352 =
|
|
entry_2_rl[560];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d352 =
|
|
entry_3_rl[560];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d366 =
|
|
entry_0_rl[576];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d366 =
|
|
entry_1_rl[576];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d366 =
|
|
entry_2_rl[576];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d366 =
|
|
entry_3_rl[576];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d396 =
|
|
entry_0_rl[543];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d396 =
|
|
entry_1_rl[543];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d396 =
|
|
entry_2_rl[543];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d396 =
|
|
entry_3_rl[543];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d382 =
|
|
entry_0_rl[527];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d382 =
|
|
entry_1_rl[527];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d382 =
|
|
entry_2_rl[527];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d382 =
|
|
entry_3_rl[527];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d410 =
|
|
entry_0_rl[559];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d410 =
|
|
entry_1_rl[559];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d410 =
|
|
entry_2_rl[559];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d410 =
|
|
entry_3_rl[559];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d424 =
|
|
entry_0_rl[575];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d424 =
|
|
entry_1_rl[575];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d424 =
|
|
entry_2_rl[575];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d424 =
|
|
entry_3_rl[575];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d455 =
|
|
entry_0_rl[542];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d455 =
|
|
entry_1_rl[542];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d455 =
|
|
entry_2_rl[542];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d455 =
|
|
entry_3_rl[542];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d441 =
|
|
entry_0_rl[526];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d441 =
|
|
entry_1_rl[526];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d441 =
|
|
entry_2_rl[526];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d441 =
|
|
entry_3_rl[526];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d469 =
|
|
entry_0_rl[558];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d469 =
|
|
entry_1_rl[558];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d469 =
|
|
entry_2_rl[558];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d469 =
|
|
entry_3_rl[558];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d483 =
|
|
entry_0_rl[574];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d483 =
|
|
entry_1_rl[574];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d483 =
|
|
entry_2_rl[574];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d483 =
|
|
entry_3_rl[574];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d499 =
|
|
entry_0_rl[525];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d499 =
|
|
entry_1_rl[525];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d499 =
|
|
entry_2_rl[525];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d499 =
|
|
entry_3_rl[525];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d513 =
|
|
entry_0_rl[541];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d513 =
|
|
entry_1_rl[541];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d513 =
|
|
entry_2_rl[541];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d513 =
|
|
entry_3_rl[541];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d527 =
|
|
entry_0_rl[557];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d527 =
|
|
entry_1_rl[557];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d527 =
|
|
entry_2_rl[557];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d527 =
|
|
entry_3_rl[557];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d541 =
|
|
entry_0_rl[573];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d541 =
|
|
entry_1_rl[573];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d541 =
|
|
entry_2_rl[573];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d541 =
|
|
entry_3_rl[573];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d572 =
|
|
entry_0_rl[540];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d572 =
|
|
entry_1_rl[540];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d572 =
|
|
entry_2_rl[540];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d572 =
|
|
entry_3_rl[540];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d558 =
|
|
entry_0_rl[524];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d558 =
|
|
entry_1_rl[524];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d558 =
|
|
entry_2_rl[524];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d558 =
|
|
entry_3_rl[524];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d586 =
|
|
entry_0_rl[556];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d586 =
|
|
entry_1_rl[556];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d586 =
|
|
entry_2_rl[556];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d586 =
|
|
entry_3_rl[556];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d600 =
|
|
entry_0_rl[572];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d600 =
|
|
entry_1_rl[572];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d600 =
|
|
entry_2_rl[572];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d600 =
|
|
entry_3_rl[572];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d616 =
|
|
entry_0_rl[523];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d616 =
|
|
entry_1_rl[523];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d616 =
|
|
entry_2_rl[523];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d616 =
|
|
entry_3_rl[523];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d630 =
|
|
entry_0_rl[539];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d630 =
|
|
entry_1_rl[539];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d630 =
|
|
entry_2_rl[539];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d630 =
|
|
entry_3_rl[539];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d644 =
|
|
entry_0_rl[555];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d644 =
|
|
entry_1_rl[555];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d644 =
|
|
entry_2_rl[555];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d644 =
|
|
entry_3_rl[555];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d658 =
|
|
entry_0_rl[571];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d658 =
|
|
entry_1_rl[571];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d658 =
|
|
entry_2_rl[571];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d658 =
|
|
entry_3_rl[571];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d675 =
|
|
entry_0_rl[522];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d675 =
|
|
entry_1_rl[522];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d675 =
|
|
entry_2_rl[522];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d675 =
|
|
entry_3_rl[522];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d689 =
|
|
entry_0_rl[538];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d689 =
|
|
entry_1_rl[538];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d689 =
|
|
entry_2_rl[538];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d689 =
|
|
entry_3_rl[538];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d703 =
|
|
entry_0_rl[554];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d703 =
|
|
entry_1_rl[554];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d703 =
|
|
entry_2_rl[554];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d703 =
|
|
entry_3_rl[554];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d717 =
|
|
entry_0_rl[570];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d717 =
|
|
entry_1_rl[570];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d717 =
|
|
entry_2_rl[570];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d717 =
|
|
entry_3_rl[570];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d733 =
|
|
entry_0_rl[521];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d733 =
|
|
entry_1_rl[521];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d733 =
|
|
entry_2_rl[521];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d733 =
|
|
entry_3_rl[521];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d747 =
|
|
entry_0_rl[537];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d747 =
|
|
entry_1_rl[537];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d747 =
|
|
entry_2_rl[537];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d747 =
|
|
entry_3_rl[537];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d761 =
|
|
entry_0_rl[553];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d761 =
|
|
entry_1_rl[553];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d761 =
|
|
entry_2_rl[553];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d761 =
|
|
entry_3_rl[553];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d775 =
|
|
entry_0_rl[569];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d775 =
|
|
entry_1_rl[569];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d775 =
|
|
entry_2_rl[569];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d775 =
|
|
entry_3_rl[569];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d792 =
|
|
entry_0_rl[520];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d792 =
|
|
entry_1_rl[520];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d792 =
|
|
entry_2_rl[520];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d792 =
|
|
entry_3_rl[520];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d806 =
|
|
entry_0_rl[536];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d806 =
|
|
entry_1_rl[536];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d806 =
|
|
entry_2_rl[536];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d806 =
|
|
entry_3_rl[536];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d820 =
|
|
entry_0_rl[552];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d820 =
|
|
entry_1_rl[552];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d820 =
|
|
entry_2_rl[552];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d820 =
|
|
entry_3_rl[552];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d834 =
|
|
entry_0_rl[568];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d834 =
|
|
entry_1_rl[568];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d834 =
|
|
entry_2_rl[568];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d834 =
|
|
entry_3_rl[568];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d850 =
|
|
entry_0_rl[519];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d850 =
|
|
entry_1_rl[519];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d850 =
|
|
entry_2_rl[519];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d850 =
|
|
entry_3_rl[519];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d864 =
|
|
entry_0_rl[535];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d864 =
|
|
entry_1_rl[535];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d864 =
|
|
entry_2_rl[535];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d864 =
|
|
entry_3_rl[535];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d878 =
|
|
entry_0_rl[551];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d878 =
|
|
entry_1_rl[551];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d878 =
|
|
entry_2_rl[551];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d878 =
|
|
entry_3_rl[551];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d892 =
|
|
entry_0_rl[567];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d892 =
|
|
entry_1_rl[567];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d892 =
|
|
entry_2_rl[567];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d892 =
|
|
entry_3_rl[567];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d909 =
|
|
entry_0_rl[518];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d909 =
|
|
entry_1_rl[518];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d909 =
|
|
entry_2_rl[518];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d909 =
|
|
entry_3_rl[518];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d923 =
|
|
entry_0_rl[534];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d923 =
|
|
entry_1_rl[534];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d923 =
|
|
entry_2_rl[534];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d923 =
|
|
entry_3_rl[534];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d937 =
|
|
entry_0_rl[550];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d937 =
|
|
entry_1_rl[550];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d937 =
|
|
entry_2_rl[550];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d937 =
|
|
entry_3_rl[550];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d951 =
|
|
entry_0_rl[566];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d951 =
|
|
entry_1_rl[566];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d951 =
|
|
entry_2_rl[566];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d951 =
|
|
entry_3_rl[566];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d967 =
|
|
entry_0_rl[517];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d967 =
|
|
entry_1_rl[517];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d967 =
|
|
entry_2_rl[517];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d967 =
|
|
entry_3_rl[517];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d981 =
|
|
entry_0_rl[533];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d981 =
|
|
entry_1_rl[533];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d981 =
|
|
entry_2_rl[533];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d981 =
|
|
entry_3_rl[533];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d995 =
|
|
entry_0_rl[549];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d995 =
|
|
entry_1_rl[549];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d995 =
|
|
entry_2_rl[549];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d995 =
|
|
entry_3_rl[549];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1009 =
|
|
entry_0_rl[565];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1009 =
|
|
entry_1_rl[565];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1009 =
|
|
entry_2_rl[565];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1009 =
|
|
entry_3_rl[565];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1028 =
|
|
entry_0_rl[516];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1028 =
|
|
entry_1_rl[516];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1028 =
|
|
entry_2_rl[516];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1028 =
|
|
entry_3_rl[516];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1042 =
|
|
entry_0_rl[532];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1042 =
|
|
entry_1_rl[532];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1042 =
|
|
entry_2_rl[532];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1042 =
|
|
entry_3_rl[532];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1056 =
|
|
entry_0_rl[548];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1056 =
|
|
entry_1_rl[548];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1056 =
|
|
entry_2_rl[548];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1056 =
|
|
entry_3_rl[548];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1070 =
|
|
entry_0_rl[564];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1070 =
|
|
entry_1_rl[564];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1070 =
|
|
entry_2_rl[564];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1070 =
|
|
entry_3_rl[564];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1132 =
|
|
entry_0_rl[515];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1132 =
|
|
entry_1_rl[515];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1132 =
|
|
entry_2_rl[515];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1132 =
|
|
entry_3_rl[515];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1147 =
|
|
entry_0_rl[514];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1147 =
|
|
entry_1_rl[514];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1147 =
|
|
entry_2_rl[514];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1147 =
|
|
entry_3_rl[514];
|
|
endcase
|
|
end
|
|
always@(enq_paddr or entry_0_rl)
|
|
begin
|
|
case (enq_paddr[5:4])
|
|
2'd0:
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_0_rl_BITS_1_ETC__q1 =
|
|
entry_0_rl[127:64];
|
|
2'd1:
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_0_rl_BITS_1_ETC__q1 =
|
|
entry_0_rl[255:192];
|
|
2'd2:
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_0_rl_BITS_1_ETC__q1 =
|
|
entry_0_rl[383:320];
|
|
2'd3:
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_0_rl_BITS_1_ETC__q1 =
|
|
entry_0_rl[511:448];
|
|
endcase
|
|
end
|
|
always@(enq_paddr or entry_1_rl)
|
|
begin
|
|
case (enq_paddr[5:4])
|
|
2'd0:
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_1_rl_BITS_1_ETC__q2 =
|
|
entry_1_rl[127:64];
|
|
2'd1:
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_1_rl_BITS_1_ETC__q2 =
|
|
entry_1_rl[255:192];
|
|
2'd2:
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_1_rl_BITS_1_ETC__q2 =
|
|
entry_1_rl[383:320];
|
|
2'd3:
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_1_rl_BITS_1_ETC__q2 =
|
|
entry_1_rl[511:448];
|
|
endcase
|
|
end
|
|
always@(enq_paddr or entry_2_rl)
|
|
begin
|
|
case (enq_paddr[5:4])
|
|
2'd0:
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_2_rl_BITS_1_ETC__q3 =
|
|
entry_2_rl[127:64];
|
|
2'd1:
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_2_rl_BITS_1_ETC__q3 =
|
|
entry_2_rl[255:192];
|
|
2'd2:
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_2_rl_BITS_1_ETC__q3 =
|
|
entry_2_rl[383:320];
|
|
2'd3:
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_2_rl_BITS_1_ETC__q3 =
|
|
entry_2_rl[511:448];
|
|
endcase
|
|
end
|
|
always@(enq_paddr or entry_3_rl)
|
|
begin
|
|
case (enq_paddr[5:4])
|
|
2'd0:
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_3_rl_BITS_1_ETC__q4 =
|
|
entry_3_rl[127:64];
|
|
2'd1:
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_3_rl_BITS_1_ETC__q4 =
|
|
entry_3_rl[255:192];
|
|
2'd2:
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_3_rl_BITS_1_ETC__q4 =
|
|
entry_3_rl[383:320];
|
|
2'd3:
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_3_rl_BITS_1_ETC__q4 =
|
|
entry_3_rl[511:448];
|
|
endcase
|
|
end
|
|
always@(enq_idx or
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_0_rl_BITS_1_ETC__q1 or
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_1_rl_BITS_1_ETC__q2 or
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_2_rl_BITS_1_ETC__q3 or
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_3_rl_BITS_1_ETC__q4)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1255 =
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_0_rl_BITS_1_ETC__q1;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1255 =
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_1_rl_BITS_1_ETC__q2;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1255 =
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_2_rl_BITS_1_ETC__q3;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1255 =
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_3_rl_BITS_1_ETC__q4;
|
|
endcase
|
|
end
|
|
always@(enq_paddr or entry_0_rl)
|
|
begin
|
|
case (enq_paddr[5:4])
|
|
2'd0:
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_0_rl_BITS_6_ETC__q5 =
|
|
entry_0_rl[63:0];
|
|
2'd1:
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_0_rl_BITS_6_ETC__q5 =
|
|
entry_0_rl[191:128];
|
|
2'd2:
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_0_rl_BITS_6_ETC__q5 =
|
|
entry_0_rl[319:256];
|
|
2'd3:
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_0_rl_BITS_6_ETC__q5 =
|
|
entry_0_rl[447:384];
|
|
endcase
|
|
end
|
|
always@(enq_paddr or entry_1_rl)
|
|
begin
|
|
case (enq_paddr[5:4])
|
|
2'd0:
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_1_rl_BITS_6_ETC__q6 =
|
|
entry_1_rl[63:0];
|
|
2'd1:
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_1_rl_BITS_6_ETC__q6 =
|
|
entry_1_rl[191:128];
|
|
2'd2:
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_1_rl_BITS_6_ETC__q6 =
|
|
entry_1_rl[319:256];
|
|
2'd3:
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_1_rl_BITS_6_ETC__q6 =
|
|
entry_1_rl[447:384];
|
|
endcase
|
|
end
|
|
always@(enq_paddr or entry_2_rl)
|
|
begin
|
|
case (enq_paddr[5:4])
|
|
2'd0:
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_2_rl_BITS_6_ETC__q7 =
|
|
entry_2_rl[63:0];
|
|
2'd1:
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_2_rl_BITS_6_ETC__q7 =
|
|
entry_2_rl[191:128];
|
|
2'd2:
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_2_rl_BITS_6_ETC__q7 =
|
|
entry_2_rl[319:256];
|
|
2'd3:
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_2_rl_BITS_6_ETC__q7 =
|
|
entry_2_rl[447:384];
|
|
endcase
|
|
end
|
|
always@(enq_paddr or entry_3_rl)
|
|
begin
|
|
case (enq_paddr[5:4])
|
|
2'd0:
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_3_rl_BITS_6_ETC__q8 =
|
|
entry_3_rl[63:0];
|
|
2'd1:
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_3_rl_BITS_6_ETC__q8 =
|
|
entry_3_rl[191:128];
|
|
2'd2:
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_3_rl_BITS_6_ETC__q8 =
|
|
entry_3_rl[319:256];
|
|
2'd3:
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_3_rl_BITS_6_ETC__q8 =
|
|
entry_3_rl[447:384];
|
|
endcase
|
|
end
|
|
always@(enq_idx or
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_0_rl_BITS_6_ETC__q5 or
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_1_rl_BITS_6_ETC__q6 or
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_2_rl_BITS_6_ETC__q7 or
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_3_rl_BITS_6_ETC__q8)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1348 =
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_0_rl_BITS_6_ETC__q5;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1348 =
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_1_rl_BITS_6_ETC__q6;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1348 =
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_2_rl_BITS_6_ETC__q7;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1348 =
|
|
CASE_enq_paddr_BITS_5_TO_4_0_entry_3_rl_BITS_6_ETC__q8;
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1389 =
|
|
entry_0_rl[383:320];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1389 =
|
|
entry_1_rl[383:320];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1389 =
|
|
entry_2_rl[383:320];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1389 =
|
|
entry_3_rl[383:320];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1383 =
|
|
entry_0_rl[511:448];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1383 =
|
|
entry_1_rl[511:448];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1383 =
|
|
entry_2_rl[511:448];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1383 =
|
|
entry_3_rl[511:448];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1395 =
|
|
entry_0_rl[255:192];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1395 =
|
|
entry_1_rl[255:192];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1395 =
|
|
entry_2_rl[255:192];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1395 =
|
|
entry_3_rl[255:192];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1402 =
|
|
entry_0_rl[127:64];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1402 =
|
|
entry_1_rl[127:64];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1402 =
|
|
entry_2_rl[127:64];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1402 =
|
|
entry_3_rl[127:64];
|
|
endcase
|
|
end
|
|
always@(enq_paddr or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d149 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d163 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d177 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d191)
|
|
begin
|
|
case (enq_paddr[5:4])
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d193 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d149;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d193 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d163;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d193 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d177;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d193 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d191;
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1385 =
|
|
entry_0_rl[447:384];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1385 =
|
|
entry_1_rl[447:384];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1385 =
|
|
entry_2_rl[447:384];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1385 =
|
|
entry_3_rl[447:384];
|
|
endcase
|
|
end
|
|
always@(enq_paddr or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d207 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d221 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d235 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d249)
|
|
begin
|
|
case (enq_paddr[5:4])
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d251 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d207;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d251 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d221;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d251 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d235;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d251 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d249;
|
|
endcase
|
|
end
|
|
always@(enq_paddr or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d265 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d279 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d293 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d307)
|
|
begin
|
|
case (enq_paddr[5:4])
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d309 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d265;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d309 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d279;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d309 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d293;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d309 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d307;
|
|
endcase
|
|
end
|
|
always@(enq_paddr or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d324 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d338 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d352 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d366)
|
|
begin
|
|
case (enq_paddr[5:4])
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d368 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d324;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d368 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d338;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d368 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d352;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d368 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d366;
|
|
endcase
|
|
end
|
|
always@(enq_paddr or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d382 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d396 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d410 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d424)
|
|
begin
|
|
case (enq_paddr[5:4])
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d426 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d382;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d426 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d396;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d426 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d410;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d426 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d424;
|
|
endcase
|
|
end
|
|
always@(enq_paddr or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d441 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d455 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d469 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d483)
|
|
begin
|
|
case (enq_paddr[5:4])
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d485 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d441;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d485 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d455;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d485 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d469;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d485 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d483;
|
|
endcase
|
|
end
|
|
always@(enq_paddr or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d499 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d513 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d527 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d541)
|
|
begin
|
|
case (enq_paddr[5:4])
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d543 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d499;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d543 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d513;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d543 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d527;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d543 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d541;
|
|
endcase
|
|
end
|
|
always@(enq_paddr or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d558 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d572 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d586 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d600)
|
|
begin
|
|
case (enq_paddr[5:4])
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d602 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d558;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d602 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d572;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d602 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d586;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d602 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d600;
|
|
endcase
|
|
end
|
|
always@(enq_paddr or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d616 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d630 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d644 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d658)
|
|
begin
|
|
case (enq_paddr[5:4])
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d660 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d616;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d660 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d630;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d660 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d644;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d660 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d658;
|
|
endcase
|
|
end
|
|
always@(enq_paddr or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d675 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d689 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d703 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d717)
|
|
begin
|
|
case (enq_paddr[5:4])
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d719 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d675;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d719 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d689;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d719 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d703;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d719 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d717;
|
|
endcase
|
|
end
|
|
always@(enq_paddr or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d792 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d806 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d820 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d834)
|
|
begin
|
|
case (enq_paddr[5:4])
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d836 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d792;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d836 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d806;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d836 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d820;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d836 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d834;
|
|
endcase
|
|
end
|
|
always@(enq_paddr or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d733 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d747 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d761 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d775)
|
|
begin
|
|
case (enq_paddr[5:4])
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d777 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d733;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d777 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d747;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d777 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d761;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d777 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d775;
|
|
endcase
|
|
end
|
|
always@(enq_paddr or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d850 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d864 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d878 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d892)
|
|
begin
|
|
case (enq_paddr[5:4])
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d894 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d850;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d894 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d864;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d894 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d878;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d894 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d892;
|
|
endcase
|
|
end
|
|
always@(enq_paddr or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d909 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d923 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d937 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d951)
|
|
begin
|
|
case (enq_paddr[5:4])
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d953 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d909;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d953 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d923;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d953 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d937;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d953 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d951;
|
|
endcase
|
|
end
|
|
always@(enq_paddr or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d967 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d981 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d995 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1009)
|
|
begin
|
|
case (enq_paddr[5:4])
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1011 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d967;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1011 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d981;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1011 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d995;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1011 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1009;
|
|
endcase
|
|
end
|
|
always@(enq_paddr or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1028 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1042 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1056 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1070)
|
|
begin
|
|
case (enq_paddr[5:4])
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1072 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1028;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1072 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1042;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1072 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1056;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_IF_entry_0_lat_0_whas_THEN_ent_ETC___d1072 =
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1070;
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_579_79_entry_1_rl_2_BIT_ETC___d1546 =
|
|
entry_0_rl[579];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_579_79_entry_1_rl_2_BIT_ETC___d1546 =
|
|
entry_1_rl[579];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_579_79_entry_1_rl_2_BIT_ETC___d1546 =
|
|
entry_2_rl[579];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_579_79_entry_1_rl_2_BIT_ETC___d1546 =
|
|
entry_3_rl[579];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_578_37_entry_1_rl_2_BIT_ETC___d1548 =
|
|
entry_0_rl[578];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_578_37_entry_1_rl_2_BIT_ETC___d1548 =
|
|
entry_1_rl[578];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_578_37_entry_1_rl_2_BIT_ETC___d1548 =
|
|
entry_2_rl[578];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_578_37_entry_1_rl_2_BIT_ETC___d1548 =
|
|
entry_3_rl[578];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_577_95_entry_1_rl_2_BIT_ETC___d1551 =
|
|
entry_0_rl[577];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_577_95_entry_1_rl_2_BIT_ETC___d1551 =
|
|
entry_1_rl[577];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_577_95_entry_1_rl_2_BIT_ETC___d1551 =
|
|
entry_2_rl[577];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_577_95_entry_1_rl_2_BIT_ETC___d1551 =
|
|
entry_3_rl[577];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_576_54_entry_1_rl_2_BIT_ETC___d1553 =
|
|
entry_0_rl[576];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_576_54_entry_1_rl_2_BIT_ETC___d1553 =
|
|
entry_1_rl[576];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_576_54_entry_1_rl_2_BIT_ETC___d1553 =
|
|
entry_2_rl[576];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_576_54_entry_1_rl_2_BIT_ETC___d1553 =
|
|
entry_3_rl[576];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_575_12_entry_1_rl_2_BIT_ETC___d1556 =
|
|
entry_0_rl[575];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_575_12_entry_1_rl_2_BIT_ETC___d1556 =
|
|
entry_1_rl[575];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_575_12_entry_1_rl_2_BIT_ETC___d1556 =
|
|
entry_2_rl[575];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_575_12_entry_1_rl_2_BIT_ETC___d1556 =
|
|
entry_3_rl[575];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_574_71_entry_1_rl_2_BIT_ETC___d1558 =
|
|
entry_0_rl[574];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_574_71_entry_1_rl_2_BIT_ETC___d1558 =
|
|
entry_1_rl[574];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_574_71_entry_1_rl_2_BIT_ETC___d1558 =
|
|
entry_2_rl[574];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_574_71_entry_1_rl_2_BIT_ETC___d1558 =
|
|
entry_3_rl[574];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_573_29_entry_1_rl_2_BIT_ETC___d1561 =
|
|
entry_0_rl[573];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_573_29_entry_1_rl_2_BIT_ETC___d1561 =
|
|
entry_1_rl[573];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_573_29_entry_1_rl_2_BIT_ETC___d1561 =
|
|
entry_2_rl[573];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_573_29_entry_1_rl_2_BIT_ETC___d1561 =
|
|
entry_3_rl[573];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_572_88_entry_1_rl_2_BIT_ETC___d1563 =
|
|
entry_0_rl[572];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_572_88_entry_1_rl_2_BIT_ETC___d1563 =
|
|
entry_1_rl[572];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_572_88_entry_1_rl_2_BIT_ETC___d1563 =
|
|
entry_2_rl[572];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_572_88_entry_1_rl_2_BIT_ETC___d1563 =
|
|
entry_3_rl[572];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_571_46_entry_1_rl_2_BIT_ETC___d1566 =
|
|
entry_0_rl[571];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_571_46_entry_1_rl_2_BIT_ETC___d1566 =
|
|
entry_1_rl[571];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_571_46_entry_1_rl_2_BIT_ETC___d1566 =
|
|
entry_2_rl[571];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_571_46_entry_1_rl_2_BIT_ETC___d1566 =
|
|
entry_3_rl[571];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_570_05_entry_1_rl_2_BIT_ETC___d1568 =
|
|
entry_0_rl[570];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_570_05_entry_1_rl_2_BIT_ETC___d1568 =
|
|
entry_1_rl[570];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_570_05_entry_1_rl_2_BIT_ETC___d1568 =
|
|
entry_2_rl[570];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_570_05_entry_1_rl_2_BIT_ETC___d1568 =
|
|
entry_3_rl[570];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_569_63_entry_1_rl_2_BIT_ETC___d1571 =
|
|
entry_0_rl[569];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_569_63_entry_1_rl_2_BIT_ETC___d1571 =
|
|
entry_1_rl[569];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_569_63_entry_1_rl_2_BIT_ETC___d1571 =
|
|
entry_2_rl[569];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_569_63_entry_1_rl_2_BIT_ETC___d1571 =
|
|
entry_3_rl[569];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_568_22_entry_1_rl_2_BIT_ETC___d1573 =
|
|
entry_0_rl[568];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_568_22_entry_1_rl_2_BIT_ETC___d1573 =
|
|
entry_1_rl[568];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_568_22_entry_1_rl_2_BIT_ETC___d1573 =
|
|
entry_2_rl[568];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_568_22_entry_1_rl_2_BIT_ETC___d1573 =
|
|
entry_3_rl[568];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_567_80_entry_1_rl_2_BIT_ETC___d1576 =
|
|
entry_0_rl[567];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_567_80_entry_1_rl_2_BIT_ETC___d1576 =
|
|
entry_1_rl[567];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_567_80_entry_1_rl_2_BIT_ETC___d1576 =
|
|
entry_2_rl[567];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_567_80_entry_1_rl_2_BIT_ETC___d1576 =
|
|
entry_3_rl[567];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_566_39_entry_1_rl_2_BIT_ETC___d1578 =
|
|
entry_0_rl[566];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_566_39_entry_1_rl_2_BIT_ETC___d1578 =
|
|
entry_1_rl[566];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_566_39_entry_1_rl_2_BIT_ETC___d1578 =
|
|
entry_2_rl[566];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_566_39_entry_1_rl_2_BIT_ETC___d1578 =
|
|
entry_3_rl[566];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_565_97_entry_1_rl_2_BIT_ETC___d1581 =
|
|
entry_0_rl[565];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_565_97_entry_1_rl_2_BIT_ETC___d1581 =
|
|
entry_1_rl[565];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_565_97_entry_1_rl_2_BIT_ETC___d1581 =
|
|
entry_2_rl[565];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_565_97_entry_1_rl_2_BIT_ETC___d1581 =
|
|
entry_3_rl[565];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_564_058_entry_1_rl_2_BI_ETC___d1583 =
|
|
entry_0_rl[564];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_564_058_entry_1_rl_2_BI_ETC___d1583 =
|
|
entry_1_rl[564];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_564_058_entry_1_rl_2_BI_ETC___d1583 =
|
|
entry_2_rl[564];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_564_058_entry_1_rl_2_BI_ETC___d1583 =
|
|
entry_3_rl[564];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_563_65_entry_1_rl_2_BIT_ETC___d1586 =
|
|
entry_0_rl[563];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_563_65_entry_1_rl_2_BIT_ETC___d1586 =
|
|
entry_1_rl[563];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_563_65_entry_1_rl_2_BIT_ETC___d1586 =
|
|
entry_2_rl[563];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_563_65_entry_1_rl_2_BIT_ETC___d1586 =
|
|
entry_3_rl[563];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_562_23_entry_1_rl_2_BIT_ETC___d1588 =
|
|
entry_0_rl[562];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_562_23_entry_1_rl_2_BIT_ETC___d1588 =
|
|
entry_1_rl[562];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_562_23_entry_1_rl_2_BIT_ETC___d1588 =
|
|
entry_2_rl[562];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_562_23_entry_1_rl_2_BIT_ETC___d1588 =
|
|
entry_3_rl[562];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_561_81_entry_1_rl_2_BIT_ETC___d1591 =
|
|
entry_0_rl[561];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_561_81_entry_1_rl_2_BIT_ETC___d1591 =
|
|
entry_1_rl[561];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_561_81_entry_1_rl_2_BIT_ETC___d1591 =
|
|
entry_2_rl[561];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_561_81_entry_1_rl_2_BIT_ETC___d1591 =
|
|
entry_3_rl[561];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_560_40_entry_1_rl_2_BIT_ETC___d1593 =
|
|
entry_0_rl[560];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_560_40_entry_1_rl_2_BIT_ETC___d1593 =
|
|
entry_1_rl[560];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_560_40_entry_1_rl_2_BIT_ETC___d1593 =
|
|
entry_2_rl[560];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_560_40_entry_1_rl_2_BIT_ETC___d1593 =
|
|
entry_3_rl[560];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_559_98_entry_1_rl_2_BIT_ETC___d1596 =
|
|
entry_0_rl[559];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_559_98_entry_1_rl_2_BIT_ETC___d1596 =
|
|
entry_1_rl[559];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_559_98_entry_1_rl_2_BIT_ETC___d1596 =
|
|
entry_2_rl[559];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_559_98_entry_1_rl_2_BIT_ETC___d1596 =
|
|
entry_3_rl[559];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_558_57_entry_1_rl_2_BIT_ETC___d1598 =
|
|
entry_0_rl[558];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_558_57_entry_1_rl_2_BIT_ETC___d1598 =
|
|
entry_1_rl[558];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_558_57_entry_1_rl_2_BIT_ETC___d1598 =
|
|
entry_2_rl[558];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_558_57_entry_1_rl_2_BIT_ETC___d1598 =
|
|
entry_3_rl[558];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_557_15_entry_1_rl_2_BIT_ETC___d1601 =
|
|
entry_0_rl[557];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_557_15_entry_1_rl_2_BIT_ETC___d1601 =
|
|
entry_1_rl[557];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_557_15_entry_1_rl_2_BIT_ETC___d1601 =
|
|
entry_2_rl[557];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_557_15_entry_1_rl_2_BIT_ETC___d1601 =
|
|
entry_3_rl[557];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_556_74_entry_1_rl_2_BIT_ETC___d1603 =
|
|
entry_0_rl[556];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_556_74_entry_1_rl_2_BIT_ETC___d1603 =
|
|
entry_1_rl[556];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_556_74_entry_1_rl_2_BIT_ETC___d1603 =
|
|
entry_2_rl[556];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_556_74_entry_1_rl_2_BIT_ETC___d1603 =
|
|
entry_3_rl[556];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_555_32_entry_1_rl_2_BIT_ETC___d1606 =
|
|
entry_0_rl[555];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_555_32_entry_1_rl_2_BIT_ETC___d1606 =
|
|
entry_1_rl[555];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_555_32_entry_1_rl_2_BIT_ETC___d1606 =
|
|
entry_2_rl[555];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_555_32_entry_1_rl_2_BIT_ETC___d1606 =
|
|
entry_3_rl[555];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_554_91_entry_1_rl_2_BIT_ETC___d1608 =
|
|
entry_0_rl[554];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_554_91_entry_1_rl_2_BIT_ETC___d1608 =
|
|
entry_1_rl[554];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_554_91_entry_1_rl_2_BIT_ETC___d1608 =
|
|
entry_2_rl[554];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_554_91_entry_1_rl_2_BIT_ETC___d1608 =
|
|
entry_3_rl[554];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_553_49_entry_1_rl_2_BIT_ETC___d1611 =
|
|
entry_0_rl[553];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_553_49_entry_1_rl_2_BIT_ETC___d1611 =
|
|
entry_1_rl[553];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_553_49_entry_1_rl_2_BIT_ETC___d1611 =
|
|
entry_2_rl[553];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_553_49_entry_1_rl_2_BIT_ETC___d1611 =
|
|
entry_3_rl[553];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_552_08_entry_1_rl_2_BIT_ETC___d1613 =
|
|
entry_0_rl[552];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_552_08_entry_1_rl_2_BIT_ETC___d1613 =
|
|
entry_1_rl[552];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_552_08_entry_1_rl_2_BIT_ETC___d1613 =
|
|
entry_2_rl[552];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_552_08_entry_1_rl_2_BIT_ETC___d1613 =
|
|
entry_3_rl[552];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_551_66_entry_1_rl_2_BIT_ETC___d1616 =
|
|
entry_0_rl[551];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_551_66_entry_1_rl_2_BIT_ETC___d1616 =
|
|
entry_1_rl[551];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_551_66_entry_1_rl_2_BIT_ETC___d1616 =
|
|
entry_2_rl[551];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_551_66_entry_1_rl_2_BIT_ETC___d1616 =
|
|
entry_3_rl[551];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_550_25_entry_1_rl_2_BIT_ETC___d1618 =
|
|
entry_0_rl[550];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_550_25_entry_1_rl_2_BIT_ETC___d1618 =
|
|
entry_1_rl[550];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_550_25_entry_1_rl_2_BIT_ETC___d1618 =
|
|
entry_2_rl[550];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_550_25_entry_1_rl_2_BIT_ETC___d1618 =
|
|
entry_3_rl[550];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_549_83_entry_1_rl_2_BIT_ETC___d1621 =
|
|
entry_0_rl[549];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_549_83_entry_1_rl_2_BIT_ETC___d1621 =
|
|
entry_1_rl[549];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_549_83_entry_1_rl_2_BIT_ETC___d1621 =
|
|
entry_2_rl[549];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_549_83_entry_1_rl_2_BIT_ETC___d1621 =
|
|
entry_3_rl[549];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_548_044_entry_1_rl_2_BI_ETC___d1623 =
|
|
entry_0_rl[548];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_548_044_entry_1_rl_2_BI_ETC___d1623 =
|
|
entry_1_rl[548];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_548_044_entry_1_rl_2_BI_ETC___d1623 =
|
|
entry_2_rl[548];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_548_044_entry_1_rl_2_BI_ETC___d1623 =
|
|
entry_3_rl[548];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_547_51_entry_1_rl_2_BIT_ETC___d1626 =
|
|
entry_0_rl[547];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_547_51_entry_1_rl_2_BIT_ETC___d1626 =
|
|
entry_1_rl[547];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_547_51_entry_1_rl_2_BIT_ETC___d1626 =
|
|
entry_2_rl[547];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_547_51_entry_1_rl_2_BIT_ETC___d1626 =
|
|
entry_3_rl[547];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_546_09_entry_1_rl_2_BIT_ETC___d1628 =
|
|
entry_0_rl[546];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_546_09_entry_1_rl_2_BIT_ETC___d1628 =
|
|
entry_1_rl[546];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_546_09_entry_1_rl_2_BIT_ETC___d1628 =
|
|
entry_2_rl[546];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_546_09_entry_1_rl_2_BIT_ETC___d1628 =
|
|
entry_3_rl[546];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_545_67_entry_1_rl_2_BIT_ETC___d1631 =
|
|
entry_0_rl[545];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_545_67_entry_1_rl_2_BIT_ETC___d1631 =
|
|
entry_1_rl[545];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_545_67_entry_1_rl_2_BIT_ETC___d1631 =
|
|
entry_2_rl[545];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_545_67_entry_1_rl_2_BIT_ETC___d1631 =
|
|
entry_3_rl[545];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_544_26_entry_1_rl_2_BIT_ETC___d1633 =
|
|
entry_0_rl[544];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_544_26_entry_1_rl_2_BIT_ETC___d1633 =
|
|
entry_1_rl[544];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_544_26_entry_1_rl_2_BIT_ETC___d1633 =
|
|
entry_2_rl[544];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_544_26_entry_1_rl_2_BIT_ETC___d1633 =
|
|
entry_3_rl[544];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_543_84_entry_1_rl_2_BIT_ETC___d1636 =
|
|
entry_0_rl[543];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_543_84_entry_1_rl_2_BIT_ETC___d1636 =
|
|
entry_1_rl[543];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_543_84_entry_1_rl_2_BIT_ETC___d1636 =
|
|
entry_2_rl[543];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_543_84_entry_1_rl_2_BIT_ETC___d1636 =
|
|
entry_3_rl[543];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_542_43_entry_1_rl_2_BIT_ETC___d1638 =
|
|
entry_0_rl[542];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_542_43_entry_1_rl_2_BIT_ETC___d1638 =
|
|
entry_1_rl[542];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_542_43_entry_1_rl_2_BIT_ETC___d1638 =
|
|
entry_2_rl[542];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_542_43_entry_1_rl_2_BIT_ETC___d1638 =
|
|
entry_3_rl[542];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_541_01_entry_1_rl_2_BIT_ETC___d1641 =
|
|
entry_0_rl[541];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_541_01_entry_1_rl_2_BIT_ETC___d1641 =
|
|
entry_1_rl[541];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_541_01_entry_1_rl_2_BIT_ETC___d1641 =
|
|
entry_2_rl[541];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_541_01_entry_1_rl_2_BIT_ETC___d1641 =
|
|
entry_3_rl[541];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_540_60_entry_1_rl_2_BIT_ETC___d1643 =
|
|
entry_0_rl[540];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_540_60_entry_1_rl_2_BIT_ETC___d1643 =
|
|
entry_1_rl[540];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_540_60_entry_1_rl_2_BIT_ETC___d1643 =
|
|
entry_2_rl[540];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_540_60_entry_1_rl_2_BIT_ETC___d1643 =
|
|
entry_3_rl[540];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_539_18_entry_1_rl_2_BIT_ETC___d1646 =
|
|
entry_0_rl[539];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_539_18_entry_1_rl_2_BIT_ETC___d1646 =
|
|
entry_1_rl[539];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_539_18_entry_1_rl_2_BIT_ETC___d1646 =
|
|
entry_2_rl[539];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_539_18_entry_1_rl_2_BIT_ETC___d1646 =
|
|
entry_3_rl[539];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_538_77_entry_1_rl_2_BIT_ETC___d1648 =
|
|
entry_0_rl[538];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_538_77_entry_1_rl_2_BIT_ETC___d1648 =
|
|
entry_1_rl[538];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_538_77_entry_1_rl_2_BIT_ETC___d1648 =
|
|
entry_2_rl[538];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_538_77_entry_1_rl_2_BIT_ETC___d1648 =
|
|
entry_3_rl[538];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_537_35_entry_1_rl_2_BIT_ETC___d1651 =
|
|
entry_0_rl[537];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_537_35_entry_1_rl_2_BIT_ETC___d1651 =
|
|
entry_1_rl[537];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_537_35_entry_1_rl_2_BIT_ETC___d1651 =
|
|
entry_2_rl[537];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_537_35_entry_1_rl_2_BIT_ETC___d1651 =
|
|
entry_3_rl[537];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_536_94_entry_1_rl_2_BIT_ETC___d1653 =
|
|
entry_0_rl[536];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_536_94_entry_1_rl_2_BIT_ETC___d1653 =
|
|
entry_1_rl[536];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_536_94_entry_1_rl_2_BIT_ETC___d1653 =
|
|
entry_2_rl[536];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_536_94_entry_1_rl_2_BIT_ETC___d1653 =
|
|
entry_3_rl[536];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_535_52_entry_1_rl_2_BIT_ETC___d1656 =
|
|
entry_0_rl[535];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_535_52_entry_1_rl_2_BIT_ETC___d1656 =
|
|
entry_1_rl[535];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_535_52_entry_1_rl_2_BIT_ETC___d1656 =
|
|
entry_2_rl[535];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_535_52_entry_1_rl_2_BIT_ETC___d1656 =
|
|
entry_3_rl[535];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_534_11_entry_1_rl_2_BIT_ETC___d1658 =
|
|
entry_0_rl[534];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_534_11_entry_1_rl_2_BIT_ETC___d1658 =
|
|
entry_1_rl[534];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_534_11_entry_1_rl_2_BIT_ETC___d1658 =
|
|
entry_2_rl[534];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_534_11_entry_1_rl_2_BIT_ETC___d1658 =
|
|
entry_3_rl[534];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_533_69_entry_1_rl_2_BIT_ETC___d1661 =
|
|
entry_0_rl[533];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_533_69_entry_1_rl_2_BIT_ETC___d1661 =
|
|
entry_1_rl[533];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_533_69_entry_1_rl_2_BIT_ETC___d1661 =
|
|
entry_2_rl[533];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_533_69_entry_1_rl_2_BIT_ETC___d1661 =
|
|
entry_3_rl[533];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_532_030_entry_1_rl_2_BI_ETC___d1663 =
|
|
entry_0_rl[532];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_532_030_entry_1_rl_2_BI_ETC___d1663 =
|
|
entry_1_rl[532];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_532_030_entry_1_rl_2_BI_ETC___d1663 =
|
|
entry_2_rl[532];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_532_030_entry_1_rl_2_BI_ETC___d1663 =
|
|
entry_3_rl[532];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_531_37_entry_1_rl_2_BIT_ETC___d1666 =
|
|
entry_0_rl[531];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_531_37_entry_1_rl_2_BIT_ETC___d1666 =
|
|
entry_1_rl[531];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_531_37_entry_1_rl_2_BIT_ETC___d1666 =
|
|
entry_2_rl[531];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_531_37_entry_1_rl_2_BIT_ETC___d1666 =
|
|
entry_3_rl[531];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_530_95_entry_1_rl_2_BIT_ETC___d1668 =
|
|
entry_0_rl[530];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_530_95_entry_1_rl_2_BIT_ETC___d1668 =
|
|
entry_1_rl[530];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_530_95_entry_1_rl_2_BIT_ETC___d1668 =
|
|
entry_2_rl[530];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_530_95_entry_1_rl_2_BIT_ETC___d1668 =
|
|
entry_3_rl[530];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_529_53_entry_1_rl_2_BIT_ETC___d1671 =
|
|
entry_0_rl[529];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_529_53_entry_1_rl_2_BIT_ETC___d1671 =
|
|
entry_1_rl[529];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_529_53_entry_1_rl_2_BIT_ETC___d1671 =
|
|
entry_2_rl[529];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_529_53_entry_1_rl_2_BIT_ETC___d1671 =
|
|
entry_3_rl[529];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_527_70_entry_1_rl_2_BIT_ETC___d1676 =
|
|
entry_0_rl[527];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_527_70_entry_1_rl_2_BIT_ETC___d1676 =
|
|
entry_1_rl[527];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_527_70_entry_1_rl_2_BIT_ETC___d1676 =
|
|
entry_2_rl[527];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_527_70_entry_1_rl_2_BIT_ETC___d1676 =
|
|
entry_3_rl[527];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_528_12_entry_1_rl_2_BIT_ETC___d1673 =
|
|
entry_0_rl[528];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_528_12_entry_1_rl_2_BIT_ETC___d1673 =
|
|
entry_1_rl[528];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_528_12_entry_1_rl_2_BIT_ETC___d1673 =
|
|
entry_2_rl[528];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_528_12_entry_1_rl_2_BIT_ETC___d1673 =
|
|
entry_3_rl[528];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_526_29_entry_1_rl_2_BIT_ETC___d1678 =
|
|
entry_0_rl[526];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_526_29_entry_1_rl_2_BIT_ETC___d1678 =
|
|
entry_1_rl[526];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_526_29_entry_1_rl_2_BIT_ETC___d1678 =
|
|
entry_2_rl[526];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_526_29_entry_1_rl_2_BIT_ETC___d1678 =
|
|
entry_3_rl[526];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_525_87_entry_1_rl_2_BIT_ETC___d1681 =
|
|
entry_0_rl[525];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_525_87_entry_1_rl_2_BIT_ETC___d1681 =
|
|
entry_1_rl[525];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_525_87_entry_1_rl_2_BIT_ETC___d1681 =
|
|
entry_2_rl[525];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_525_87_entry_1_rl_2_BIT_ETC___d1681 =
|
|
entry_3_rl[525];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_524_46_entry_1_rl_2_BIT_ETC___d1683 =
|
|
entry_0_rl[524];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_524_46_entry_1_rl_2_BIT_ETC___d1683 =
|
|
entry_1_rl[524];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_524_46_entry_1_rl_2_BIT_ETC___d1683 =
|
|
entry_2_rl[524];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_524_46_entry_1_rl_2_BIT_ETC___d1683 =
|
|
entry_3_rl[524];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_523_04_entry_1_rl_2_BIT_ETC___d1686 =
|
|
entry_0_rl[523];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_523_04_entry_1_rl_2_BIT_ETC___d1686 =
|
|
entry_1_rl[523];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_523_04_entry_1_rl_2_BIT_ETC___d1686 =
|
|
entry_2_rl[523];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_523_04_entry_1_rl_2_BIT_ETC___d1686 =
|
|
entry_3_rl[523];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_522_63_entry_1_rl_2_BIT_ETC___d1688 =
|
|
entry_0_rl[522];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_522_63_entry_1_rl_2_BIT_ETC___d1688 =
|
|
entry_1_rl[522];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_522_63_entry_1_rl_2_BIT_ETC___d1688 =
|
|
entry_2_rl[522];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_522_63_entry_1_rl_2_BIT_ETC___d1688 =
|
|
entry_3_rl[522];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_521_21_entry_1_rl_2_BIT_ETC___d1691 =
|
|
entry_0_rl[521];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_521_21_entry_1_rl_2_BIT_ETC___d1691 =
|
|
entry_1_rl[521];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_521_21_entry_1_rl_2_BIT_ETC___d1691 =
|
|
entry_2_rl[521];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_521_21_entry_1_rl_2_BIT_ETC___d1691 =
|
|
entry_3_rl[521];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_520_80_entry_1_rl_2_BIT_ETC___d1693 =
|
|
entry_0_rl[520];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_520_80_entry_1_rl_2_BIT_ETC___d1693 =
|
|
entry_1_rl[520];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_520_80_entry_1_rl_2_BIT_ETC___d1693 =
|
|
entry_2_rl[520];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_520_80_entry_1_rl_2_BIT_ETC___d1693 =
|
|
entry_3_rl[520];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_519_38_entry_1_rl_2_BIT_ETC___d1696 =
|
|
entry_0_rl[519];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_519_38_entry_1_rl_2_BIT_ETC___d1696 =
|
|
entry_1_rl[519];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_519_38_entry_1_rl_2_BIT_ETC___d1696 =
|
|
entry_2_rl[519];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_519_38_entry_1_rl_2_BIT_ETC___d1696 =
|
|
entry_3_rl[519];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_518_97_entry_1_rl_2_BIT_ETC___d1698 =
|
|
entry_0_rl[518];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_518_97_entry_1_rl_2_BIT_ETC___d1698 =
|
|
entry_1_rl[518];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_518_97_entry_1_rl_2_BIT_ETC___d1698 =
|
|
entry_2_rl[518];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_518_97_entry_1_rl_2_BIT_ETC___d1698 =
|
|
entry_3_rl[518];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_515_120_entry_1_rl_2_BI_ETC___d1706 =
|
|
entry_0_rl[515];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_515_120_entry_1_rl_2_BI_ETC___d1706 =
|
|
entry_1_rl[515];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_515_120_entry_1_rl_2_BI_ETC___d1706 =
|
|
entry_2_rl[515];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_515_120_entry_1_rl_2_BI_ETC___d1706 =
|
|
entry_3_rl[515];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BITS_511_TO_448_208_entry_1_ETC___d1715 =
|
|
entry_0_rl[511:448];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BITS_511_TO_448_208_entry_1_ETC___d1715 =
|
|
entry_1_rl[511:448];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BITS_511_TO_448_208_entry_1_ETC___d1715 =
|
|
entry_2_rl[511:448];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BITS_511_TO_448_208_entry_1_ETC___d1715 =
|
|
entry_3_rl[511:448];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BITS_383_TO_320_205_entry_1_ETC___d1720 =
|
|
entry_0_rl[383:320];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BITS_383_TO_320_205_entry_1_ETC___d1720 =
|
|
entry_1_rl[383:320];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BITS_383_TO_320_205_entry_1_ETC___d1720 =
|
|
entry_2_rl[383:320];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BITS_383_TO_320_205_entry_1_ETC___d1720 =
|
|
entry_3_rl[383:320];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BITS_447_TO_384_301_entry_1_ETC___d1717 =
|
|
entry_0_rl[447:384];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BITS_447_TO_384_301_entry_1_ETC___d1717 =
|
|
entry_1_rl[447:384];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BITS_447_TO_384_301_entry_1_ETC___d1717 =
|
|
entry_2_rl[447:384];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BITS_447_TO_384_301_entry_1_ETC___d1717 =
|
|
entry_3_rl[447:384];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BITS_127_TO_64_199_entry_1__ETC___d1730 =
|
|
entry_0_rl[127:64];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BITS_127_TO_64_199_entry_1__ETC___d1730 =
|
|
entry_1_rl[127:64];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BITS_127_TO_64_199_entry_1__ETC___d1730 =
|
|
entry_2_rl[127:64];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BITS_127_TO_64_199_entry_1__ETC___d1730 =
|
|
entry_3_rl[127:64];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_514_135_entry_1_rl_2_BI_ETC___d1708 =
|
|
entry_0_rl[514];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_514_135_entry_1_rl_2_BI_ETC___d1708 =
|
|
entry_1_rl[514];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_514_135_entry_1_rl_2_BI_ETC___d1708 =
|
|
entry_2_rl[514];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_514_135_entry_1_rl_2_BI_ETC___d1708 =
|
|
entry_3_rl[514];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_513_151_entry_1_rl_2_BI_ETC___d1710 =
|
|
entry_0_rl[513];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_513_151_entry_1_rl_2_BI_ETC___d1710 =
|
|
entry_1_rl[513];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_513_151_entry_1_rl_2_BI_ETC___d1710 =
|
|
entry_2_rl[513];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_513_151_entry_1_rl_2_BI_ETC___d1710 =
|
|
entry_3_rl[513];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_579_79_entry_1_rl_2_BIT_ETC___d1737 =
|
|
entry_0_rl[579];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_579_79_entry_1_rl_2_BIT_ETC___d1737 =
|
|
entry_1_rl[579];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_579_79_entry_1_rl_2_BIT_ETC___d1737 =
|
|
entry_2_rl[579];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_579_79_entry_1_rl_2_BIT_ETC___d1737 =
|
|
entry_3_rl[579];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_578_37_entry_1_rl_2_BIT_ETC___d1738 =
|
|
entry_0_rl[578];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_578_37_entry_1_rl_2_BIT_ETC___d1738 =
|
|
entry_1_rl[578];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_578_37_entry_1_rl_2_BIT_ETC___d1738 =
|
|
entry_2_rl[578];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_578_37_entry_1_rl_2_BIT_ETC___d1738 =
|
|
entry_3_rl[578];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_577_95_entry_1_rl_2_BIT_ETC___d1739 =
|
|
entry_0_rl[577];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_577_95_entry_1_rl_2_BIT_ETC___d1739 =
|
|
entry_1_rl[577];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_577_95_entry_1_rl_2_BIT_ETC___d1739 =
|
|
entry_2_rl[577];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_577_95_entry_1_rl_2_BIT_ETC___d1739 =
|
|
entry_3_rl[577];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_576_54_entry_1_rl_2_BIT_ETC___d1741 =
|
|
entry_0_rl[576];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_576_54_entry_1_rl_2_BIT_ETC___d1741 =
|
|
entry_1_rl[576];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_576_54_entry_1_rl_2_BIT_ETC___d1741 =
|
|
entry_2_rl[576];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_576_54_entry_1_rl_2_BIT_ETC___d1741 =
|
|
entry_3_rl[576];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_575_12_entry_1_rl_2_BIT_ETC___d1742 =
|
|
entry_0_rl[575];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_575_12_entry_1_rl_2_BIT_ETC___d1742 =
|
|
entry_1_rl[575];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_575_12_entry_1_rl_2_BIT_ETC___d1742 =
|
|
entry_2_rl[575];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_575_12_entry_1_rl_2_BIT_ETC___d1742 =
|
|
entry_3_rl[575];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_574_71_entry_1_rl_2_BIT_ETC___d1744 =
|
|
entry_0_rl[574];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_574_71_entry_1_rl_2_BIT_ETC___d1744 =
|
|
entry_1_rl[574];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_574_71_entry_1_rl_2_BIT_ETC___d1744 =
|
|
entry_2_rl[574];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_574_71_entry_1_rl_2_BIT_ETC___d1744 =
|
|
entry_3_rl[574];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_573_29_entry_1_rl_2_BIT_ETC___d1745 =
|
|
entry_0_rl[573];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_573_29_entry_1_rl_2_BIT_ETC___d1745 =
|
|
entry_1_rl[573];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_573_29_entry_1_rl_2_BIT_ETC___d1745 =
|
|
entry_2_rl[573];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_573_29_entry_1_rl_2_BIT_ETC___d1745 =
|
|
entry_3_rl[573];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_572_88_entry_1_rl_2_BIT_ETC___d1747 =
|
|
entry_0_rl[572];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_572_88_entry_1_rl_2_BIT_ETC___d1747 =
|
|
entry_1_rl[572];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_572_88_entry_1_rl_2_BIT_ETC___d1747 =
|
|
entry_2_rl[572];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_572_88_entry_1_rl_2_BIT_ETC___d1747 =
|
|
entry_3_rl[572];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_571_46_entry_1_rl_2_BIT_ETC___d1748 =
|
|
entry_0_rl[571];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_571_46_entry_1_rl_2_BIT_ETC___d1748 =
|
|
entry_1_rl[571];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_571_46_entry_1_rl_2_BIT_ETC___d1748 =
|
|
entry_2_rl[571];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_571_46_entry_1_rl_2_BIT_ETC___d1748 =
|
|
entry_3_rl[571];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_570_05_entry_1_rl_2_BIT_ETC___d1750 =
|
|
entry_0_rl[570];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_570_05_entry_1_rl_2_BIT_ETC___d1750 =
|
|
entry_1_rl[570];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_570_05_entry_1_rl_2_BIT_ETC___d1750 =
|
|
entry_2_rl[570];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_570_05_entry_1_rl_2_BIT_ETC___d1750 =
|
|
entry_3_rl[570];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_569_63_entry_1_rl_2_BIT_ETC___d1751 =
|
|
entry_0_rl[569];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_569_63_entry_1_rl_2_BIT_ETC___d1751 =
|
|
entry_1_rl[569];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_569_63_entry_1_rl_2_BIT_ETC___d1751 =
|
|
entry_2_rl[569];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_569_63_entry_1_rl_2_BIT_ETC___d1751 =
|
|
entry_3_rl[569];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_568_22_entry_1_rl_2_BIT_ETC___d1753 =
|
|
entry_0_rl[568];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_568_22_entry_1_rl_2_BIT_ETC___d1753 =
|
|
entry_1_rl[568];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_568_22_entry_1_rl_2_BIT_ETC___d1753 =
|
|
entry_2_rl[568];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_568_22_entry_1_rl_2_BIT_ETC___d1753 =
|
|
entry_3_rl[568];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_567_80_entry_1_rl_2_BIT_ETC___d1754 =
|
|
entry_0_rl[567];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_567_80_entry_1_rl_2_BIT_ETC___d1754 =
|
|
entry_1_rl[567];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_567_80_entry_1_rl_2_BIT_ETC___d1754 =
|
|
entry_2_rl[567];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_567_80_entry_1_rl_2_BIT_ETC___d1754 =
|
|
entry_3_rl[567];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_515_120_entry_1_rl_2_BI_ETC___d1832 =
|
|
entry_0_rl[515];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_515_120_entry_1_rl_2_BI_ETC___d1832 =
|
|
entry_1_rl[515];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_515_120_entry_1_rl_2_BI_ETC___d1832 =
|
|
entry_2_rl[515];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_515_120_entry_1_rl_2_BI_ETC___d1832 =
|
|
entry_3_rl[515];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_514_135_entry_1_rl_2_BI_ETC___d1833 =
|
|
entry_0_rl[514];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_514_135_entry_1_rl_2_BI_ETC___d1833 =
|
|
entry_1_rl[514];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_514_135_entry_1_rl_2_BI_ETC___d1833 =
|
|
entry_2_rl[514];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_514_135_entry_1_rl_2_BI_ETC___d1833 =
|
|
entry_3_rl[514];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BITS_255_TO_192_202_entry_1_ETC___d1843 =
|
|
entry_0_rl[255:192];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BITS_255_TO_192_202_entry_1_ETC___d1843 =
|
|
entry_1_rl[255:192];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BITS_255_TO_192_202_entry_1_ETC___d1843 =
|
|
entry_2_rl[255:192];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BITS_255_TO_192_202_entry_1_ETC___d1843 =
|
|
entry_3_rl[255:192];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_0_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q9 =
|
|
entry_0_rl[531];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q9 =
|
|
entry_0_rl[547];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q9 =
|
|
entry_0_rl[563];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q9 =
|
|
entry_0_rl[579];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_0_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q10 =
|
|
entry_0_rl[530];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q10 =
|
|
entry_0_rl[546];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q10 =
|
|
entry_0_rl[562];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q10 =
|
|
entry_0_rl[578];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_0_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q11 =
|
|
entry_0_rl[529];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q11 =
|
|
entry_0_rl[545];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q11 =
|
|
entry_0_rl[561];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q11 =
|
|
entry_0_rl[577];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_0_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q12 =
|
|
entry_0_rl[528];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q12 =
|
|
entry_0_rl[544];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q12 =
|
|
entry_0_rl[560];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q12 =
|
|
entry_0_rl[576];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_0_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q13 =
|
|
entry_0_rl[527];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q13 =
|
|
entry_0_rl[543];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q13 =
|
|
entry_0_rl[559];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q13 =
|
|
entry_0_rl[575];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_0_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q14 =
|
|
entry_0_rl[526];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q14 =
|
|
entry_0_rl[542];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q14 =
|
|
entry_0_rl[558];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q14 =
|
|
entry_0_rl[574];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_0_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q15 =
|
|
entry_0_rl[525];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q15 =
|
|
entry_0_rl[541];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q15 =
|
|
entry_0_rl[557];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q15 =
|
|
entry_0_rl[573];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_0_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q16 =
|
|
entry_0_rl[524];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q16 =
|
|
entry_0_rl[540];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q16 =
|
|
entry_0_rl[556];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q16 =
|
|
entry_0_rl[572];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_0_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q17 =
|
|
entry_0_rl[523];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q17 =
|
|
entry_0_rl[539];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q17 =
|
|
entry_0_rl[555];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q17 =
|
|
entry_0_rl[571];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_0_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q18 =
|
|
entry_0_rl[522];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q18 =
|
|
entry_0_rl[538];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q18 =
|
|
entry_0_rl[554];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q18 =
|
|
entry_0_rl[570];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_0_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q19 =
|
|
entry_0_rl[521];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q19 =
|
|
entry_0_rl[537];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q19 =
|
|
entry_0_rl[553];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q19 =
|
|
entry_0_rl[569];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_0_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q20 =
|
|
entry_0_rl[520];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q20 =
|
|
entry_0_rl[536];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q20 =
|
|
entry_0_rl[552];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q20 =
|
|
entry_0_rl[568];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_0_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q21 =
|
|
entry_0_rl[519];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q21 =
|
|
entry_0_rl[535];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q21 =
|
|
entry_0_rl[551];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q21 =
|
|
entry_0_rl[567];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_0_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q22 =
|
|
entry_0_rl[518];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q22 =
|
|
entry_0_rl[534];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q22 =
|
|
entry_0_rl[550];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q22 =
|
|
entry_0_rl[566];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_0_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q23 =
|
|
entry_0_rl[517];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q23 =
|
|
entry_0_rl[533];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q23 =
|
|
entry_0_rl[549];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q23 =
|
|
entry_0_rl[565];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_0_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q24 =
|
|
entry_0_rl[516];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q24 =
|
|
entry_0_rl[532];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q24 =
|
|
entry_0_rl[548];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q24 =
|
|
entry_0_rl[564];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_1_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q25 =
|
|
entry_1_rl[531];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q25 =
|
|
entry_1_rl[547];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q25 =
|
|
entry_1_rl[563];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q25 =
|
|
entry_1_rl[579];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_1_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q26 =
|
|
entry_1_rl[530];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q26 =
|
|
entry_1_rl[546];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q26 =
|
|
entry_1_rl[562];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q26 =
|
|
entry_1_rl[578];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_1_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q27 =
|
|
entry_1_rl[529];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q27 =
|
|
entry_1_rl[545];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q27 =
|
|
entry_1_rl[561];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q27 =
|
|
entry_1_rl[577];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_1_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q28 =
|
|
entry_1_rl[528];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q28 =
|
|
entry_1_rl[544];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q28 =
|
|
entry_1_rl[560];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q28 =
|
|
entry_1_rl[576];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_1_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q29 =
|
|
entry_1_rl[527];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q29 =
|
|
entry_1_rl[543];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q29 =
|
|
entry_1_rl[559];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q29 =
|
|
entry_1_rl[575];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_1_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q30 =
|
|
entry_1_rl[526];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q30 =
|
|
entry_1_rl[542];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q30 =
|
|
entry_1_rl[558];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q30 =
|
|
entry_1_rl[574];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_1_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q31 =
|
|
entry_1_rl[525];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q31 =
|
|
entry_1_rl[541];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q31 =
|
|
entry_1_rl[557];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q31 =
|
|
entry_1_rl[573];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_1_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q32 =
|
|
entry_1_rl[524];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q32 =
|
|
entry_1_rl[540];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q32 =
|
|
entry_1_rl[556];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q32 =
|
|
entry_1_rl[572];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_1_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q33 =
|
|
entry_1_rl[523];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q33 =
|
|
entry_1_rl[539];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q33 =
|
|
entry_1_rl[555];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q33 =
|
|
entry_1_rl[571];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_1_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q34 =
|
|
entry_1_rl[522];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q34 =
|
|
entry_1_rl[538];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q34 =
|
|
entry_1_rl[554];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q34 =
|
|
entry_1_rl[570];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_1_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q35 =
|
|
entry_1_rl[521];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q35 =
|
|
entry_1_rl[537];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q35 =
|
|
entry_1_rl[553];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q35 =
|
|
entry_1_rl[569];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_1_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q36 =
|
|
entry_1_rl[520];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q36 =
|
|
entry_1_rl[536];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q36 =
|
|
entry_1_rl[552];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q36 =
|
|
entry_1_rl[568];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_1_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q37 =
|
|
entry_1_rl[519];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q37 =
|
|
entry_1_rl[535];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q37 =
|
|
entry_1_rl[551];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q37 =
|
|
entry_1_rl[567];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_1_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q38 =
|
|
entry_1_rl[518];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q38 =
|
|
entry_1_rl[534];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q38 =
|
|
entry_1_rl[550];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q38 =
|
|
entry_1_rl[566];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_1_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q39 =
|
|
entry_1_rl[517];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q39 =
|
|
entry_1_rl[533];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q39 =
|
|
entry_1_rl[549];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q39 =
|
|
entry_1_rl[565];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_1_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q40 =
|
|
entry_1_rl[516];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q40 =
|
|
entry_1_rl[532];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q40 =
|
|
entry_1_rl[548];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q40 =
|
|
entry_1_rl[564];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_2_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q41 =
|
|
entry_2_rl[531];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q41 =
|
|
entry_2_rl[547];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q41 =
|
|
entry_2_rl[563];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q41 =
|
|
entry_2_rl[579];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_2_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q42 =
|
|
entry_2_rl[530];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q42 =
|
|
entry_2_rl[546];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q42 =
|
|
entry_2_rl[562];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q42 =
|
|
entry_2_rl[578];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_2_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q43 =
|
|
entry_2_rl[529];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q43 =
|
|
entry_2_rl[545];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q43 =
|
|
entry_2_rl[561];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q43 =
|
|
entry_2_rl[577];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_2_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q44 =
|
|
entry_2_rl[528];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q44 =
|
|
entry_2_rl[544];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q44 =
|
|
entry_2_rl[560];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q44 =
|
|
entry_2_rl[576];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_2_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q45 =
|
|
entry_2_rl[527];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q45 =
|
|
entry_2_rl[543];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q45 =
|
|
entry_2_rl[559];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q45 =
|
|
entry_2_rl[575];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_2_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q46 =
|
|
entry_2_rl[526];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q46 =
|
|
entry_2_rl[542];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q46 =
|
|
entry_2_rl[558];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q46 =
|
|
entry_2_rl[574];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_2_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q47 =
|
|
entry_2_rl[525];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q47 =
|
|
entry_2_rl[541];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q47 =
|
|
entry_2_rl[557];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q47 =
|
|
entry_2_rl[573];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_2_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q48 =
|
|
entry_2_rl[524];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q48 =
|
|
entry_2_rl[540];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q48 =
|
|
entry_2_rl[556];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q48 =
|
|
entry_2_rl[572];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_2_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q49 =
|
|
entry_2_rl[523];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q49 =
|
|
entry_2_rl[539];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q49 =
|
|
entry_2_rl[555];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q49 =
|
|
entry_2_rl[571];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_2_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q50 =
|
|
entry_2_rl[522];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q50 =
|
|
entry_2_rl[538];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q50 =
|
|
entry_2_rl[554];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q50 =
|
|
entry_2_rl[570];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_2_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q51 =
|
|
entry_2_rl[521];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q51 =
|
|
entry_2_rl[537];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q51 =
|
|
entry_2_rl[553];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q51 =
|
|
entry_2_rl[569];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_2_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q52 =
|
|
entry_2_rl[520];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q52 =
|
|
entry_2_rl[536];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q52 =
|
|
entry_2_rl[552];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q52 =
|
|
entry_2_rl[568];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_2_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q53 =
|
|
entry_2_rl[519];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q53 =
|
|
entry_2_rl[535];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q53 =
|
|
entry_2_rl[551];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q53 =
|
|
entry_2_rl[567];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_2_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q54 =
|
|
entry_2_rl[518];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q54 =
|
|
entry_2_rl[534];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q54 =
|
|
entry_2_rl[550];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q54 =
|
|
entry_2_rl[566];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_2_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q55 =
|
|
entry_2_rl[517];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q55 =
|
|
entry_2_rl[533];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q55 =
|
|
entry_2_rl[549];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q55 =
|
|
entry_2_rl[565];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_2_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q56 =
|
|
entry_2_rl[516];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q56 =
|
|
entry_2_rl[532];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q56 =
|
|
entry_2_rl[548];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q56 =
|
|
entry_2_rl[564];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_3_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q57 =
|
|
entry_3_rl[531];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q57 =
|
|
entry_3_rl[547];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q57 =
|
|
entry_3_rl[563];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q57 =
|
|
entry_3_rl[579];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_3_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q58 =
|
|
entry_3_rl[530];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q58 =
|
|
entry_3_rl[546];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q58 =
|
|
entry_3_rl[562];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q58 =
|
|
entry_3_rl[578];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_3_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q59 =
|
|
entry_3_rl[529];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q59 =
|
|
entry_3_rl[545];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q59 =
|
|
entry_3_rl[561];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q59 =
|
|
entry_3_rl[577];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_3_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q60 =
|
|
entry_3_rl[528];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q60 =
|
|
entry_3_rl[544];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q60 =
|
|
entry_3_rl[560];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q60 =
|
|
entry_3_rl[576];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_3_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q61 =
|
|
entry_3_rl[527];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q61 =
|
|
entry_3_rl[543];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q61 =
|
|
entry_3_rl[559];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q61 =
|
|
entry_3_rl[575];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_3_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q62 =
|
|
entry_3_rl[526];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q62 =
|
|
entry_3_rl[542];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q62 =
|
|
entry_3_rl[558];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q62 =
|
|
entry_3_rl[574];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_3_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q63 =
|
|
entry_3_rl[525];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q63 =
|
|
entry_3_rl[541];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q63 =
|
|
entry_3_rl[557];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q63 =
|
|
entry_3_rl[573];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_3_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q64 =
|
|
entry_3_rl[524];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q64 =
|
|
entry_3_rl[540];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q64 =
|
|
entry_3_rl[556];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q64 =
|
|
entry_3_rl[572];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_3_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q65 =
|
|
entry_3_rl[523];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q65 =
|
|
entry_3_rl[539];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q65 =
|
|
entry_3_rl[555];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q65 =
|
|
entry_3_rl[571];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_3_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q66 =
|
|
entry_3_rl[522];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q66 =
|
|
entry_3_rl[538];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q66 =
|
|
entry_3_rl[554];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q66 =
|
|
entry_3_rl[570];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_3_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q67 =
|
|
entry_3_rl[521];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q67 =
|
|
entry_3_rl[537];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q67 =
|
|
entry_3_rl[553];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q67 =
|
|
entry_3_rl[569];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_3_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q68 =
|
|
entry_3_rl[520];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q68 =
|
|
entry_3_rl[536];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q68 =
|
|
entry_3_rl[552];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q68 =
|
|
entry_3_rl[568];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_3_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q69 =
|
|
entry_3_rl[519];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q69 =
|
|
entry_3_rl[535];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q69 =
|
|
entry_3_rl[551];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q69 =
|
|
entry_3_rl[567];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_3_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q70 =
|
|
entry_3_rl[518];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q70 =
|
|
entry_3_rl[534];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q70 =
|
|
entry_3_rl[550];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q70 =
|
|
entry_3_rl[566];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_3_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q71 =
|
|
entry_3_rl[517];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q71 =
|
|
entry_3_rl[533];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q71 =
|
|
entry_3_rl[549];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q71 =
|
|
entry_3_rl[565];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_3_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q72 =
|
|
entry_3_rl[516];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q72 =
|
|
entry_3_rl[532];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q72 =
|
|
entry_3_rl[548];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q72 =
|
|
entry_3_rl[564];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_531_37_entry_1_rl_2_BIT_ETC___d2064 =
|
|
entry_0_rl[531];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_531_37_entry_1_rl_2_BIT_ETC___d2064 =
|
|
entry_1_rl[531];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_531_37_entry_1_rl_2_BIT_ETC___d2064 =
|
|
entry_2_rl[531];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_531_37_entry_1_rl_2_BIT_ETC___d2064 =
|
|
entry_3_rl[531];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_547_51_entry_1_rl_2_BIT_ETC___d2065 =
|
|
entry_0_rl[547];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_547_51_entry_1_rl_2_BIT_ETC___d2065 =
|
|
entry_1_rl[547];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_547_51_entry_1_rl_2_BIT_ETC___d2065 =
|
|
entry_2_rl[547];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_547_51_entry_1_rl_2_BIT_ETC___d2065 =
|
|
entry_3_rl[547];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_563_65_entry_1_rl_2_BIT_ETC___d2066 =
|
|
entry_0_rl[563];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_563_65_entry_1_rl_2_BIT_ETC___d2066 =
|
|
entry_1_rl[563];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_563_65_entry_1_rl_2_BIT_ETC___d2066 =
|
|
entry_2_rl[563];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_563_65_entry_1_rl_2_BIT_ETC___d2066 =
|
|
entry_3_rl[563];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_579_79_entry_1_rl_2_BIT_ETC___d2067 =
|
|
entry_0_rl[579];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_579_79_entry_1_rl_2_BIT_ETC___d2067 =
|
|
entry_1_rl[579];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_579_79_entry_1_rl_2_BIT_ETC___d2067 =
|
|
entry_2_rl[579];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_579_79_entry_1_rl_2_BIT_ETC___d2067 =
|
|
entry_3_rl[579];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_530_95_entry_1_rl_2_BIT_ETC___d2070 =
|
|
entry_0_rl[530];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_530_95_entry_1_rl_2_BIT_ETC___d2070 =
|
|
entry_1_rl[530];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_530_95_entry_1_rl_2_BIT_ETC___d2070 =
|
|
entry_2_rl[530];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_530_95_entry_1_rl_2_BIT_ETC___d2070 =
|
|
entry_3_rl[530];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_546_09_entry_1_rl_2_BIT_ETC___d2071 =
|
|
entry_0_rl[546];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_546_09_entry_1_rl_2_BIT_ETC___d2071 =
|
|
entry_1_rl[546];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_546_09_entry_1_rl_2_BIT_ETC___d2071 =
|
|
entry_2_rl[546];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_546_09_entry_1_rl_2_BIT_ETC___d2071 =
|
|
entry_3_rl[546];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_562_23_entry_1_rl_2_BIT_ETC___d2072 =
|
|
entry_0_rl[562];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_562_23_entry_1_rl_2_BIT_ETC___d2072 =
|
|
entry_1_rl[562];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_562_23_entry_1_rl_2_BIT_ETC___d2072 =
|
|
entry_2_rl[562];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_562_23_entry_1_rl_2_BIT_ETC___d2072 =
|
|
entry_3_rl[562];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_578_37_entry_1_rl_2_BIT_ETC___d2073 =
|
|
entry_0_rl[578];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_578_37_entry_1_rl_2_BIT_ETC___d2073 =
|
|
entry_1_rl[578];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_578_37_entry_1_rl_2_BIT_ETC___d2073 =
|
|
entry_2_rl[578];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_578_37_entry_1_rl_2_BIT_ETC___d2073 =
|
|
entry_3_rl[578];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_529_53_entry_1_rl_2_BIT_ETC___d2076 =
|
|
entry_0_rl[529];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_529_53_entry_1_rl_2_BIT_ETC___d2076 =
|
|
entry_1_rl[529];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_529_53_entry_1_rl_2_BIT_ETC___d2076 =
|
|
entry_2_rl[529];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_529_53_entry_1_rl_2_BIT_ETC___d2076 =
|
|
entry_3_rl[529];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_545_67_entry_1_rl_2_BIT_ETC___d2077 =
|
|
entry_0_rl[545];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_545_67_entry_1_rl_2_BIT_ETC___d2077 =
|
|
entry_1_rl[545];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_545_67_entry_1_rl_2_BIT_ETC___d2077 =
|
|
entry_2_rl[545];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_545_67_entry_1_rl_2_BIT_ETC___d2077 =
|
|
entry_3_rl[545];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_561_81_entry_1_rl_2_BIT_ETC___d2078 =
|
|
entry_0_rl[561];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_561_81_entry_1_rl_2_BIT_ETC___d2078 =
|
|
entry_1_rl[561];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_561_81_entry_1_rl_2_BIT_ETC___d2078 =
|
|
entry_2_rl[561];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_561_81_entry_1_rl_2_BIT_ETC___d2078 =
|
|
entry_3_rl[561];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_577_95_entry_1_rl_2_BIT_ETC___d2079 =
|
|
entry_0_rl[577];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_577_95_entry_1_rl_2_BIT_ETC___d2079 =
|
|
entry_1_rl[577];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_577_95_entry_1_rl_2_BIT_ETC___d2079 =
|
|
entry_2_rl[577];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_577_95_entry_1_rl_2_BIT_ETC___d2079 =
|
|
entry_3_rl[577];
|
|
endcase
|
|
end
|
|
always@(search_paddr or
|
|
SEL_ARR_entry_0_rl_BIT_531_37_entry_1_rl_2_BIT_ETC___d2064 or
|
|
SEL_ARR_entry_0_rl_BIT_547_51_entry_1_rl_2_BIT_ETC___d2065 or
|
|
SEL_ARR_entry_0_rl_BIT_563_65_entry_1_rl_2_BIT_ETC___d2066 or
|
|
SEL_ARR_entry_0_rl_BIT_579_79_entry_1_rl_2_BIT_ETC___d2067)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_531_37_entry_1__ETC___d2069 =
|
|
SEL_ARR_entry_0_rl_BIT_531_37_entry_1_rl_2_BIT_ETC___d2064;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_531_37_entry_1__ETC___d2069 =
|
|
SEL_ARR_entry_0_rl_BIT_547_51_entry_1_rl_2_BIT_ETC___d2065;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_531_37_entry_1__ETC___d2069 =
|
|
SEL_ARR_entry_0_rl_BIT_563_65_entry_1_rl_2_BIT_ETC___d2066;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_531_37_entry_1__ETC___d2069 =
|
|
SEL_ARR_entry_0_rl_BIT_579_79_entry_1_rl_2_BIT_ETC___d2067;
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_528_12_entry_1_rl_2_BIT_ETC___d2083 =
|
|
entry_0_rl[528];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_528_12_entry_1_rl_2_BIT_ETC___d2083 =
|
|
entry_1_rl[528];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_528_12_entry_1_rl_2_BIT_ETC___d2083 =
|
|
entry_2_rl[528];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_528_12_entry_1_rl_2_BIT_ETC___d2083 =
|
|
entry_3_rl[528];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_544_26_entry_1_rl_2_BIT_ETC___d2084 =
|
|
entry_0_rl[544];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_544_26_entry_1_rl_2_BIT_ETC___d2084 =
|
|
entry_1_rl[544];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_544_26_entry_1_rl_2_BIT_ETC___d2084 =
|
|
entry_2_rl[544];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_544_26_entry_1_rl_2_BIT_ETC___d2084 =
|
|
entry_3_rl[544];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_560_40_entry_1_rl_2_BIT_ETC___d2085 =
|
|
entry_0_rl[560];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_560_40_entry_1_rl_2_BIT_ETC___d2085 =
|
|
entry_1_rl[560];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_560_40_entry_1_rl_2_BIT_ETC___d2085 =
|
|
entry_2_rl[560];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_560_40_entry_1_rl_2_BIT_ETC___d2085 =
|
|
entry_3_rl[560];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_527_70_entry_1_rl_2_BIT_ETC___d2089 =
|
|
entry_0_rl[527];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_527_70_entry_1_rl_2_BIT_ETC___d2089 =
|
|
entry_1_rl[527];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_527_70_entry_1_rl_2_BIT_ETC___d2089 =
|
|
entry_2_rl[527];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_527_70_entry_1_rl_2_BIT_ETC___d2089 =
|
|
entry_3_rl[527];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_576_54_entry_1_rl_2_BIT_ETC___d2086 =
|
|
entry_0_rl[576];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_576_54_entry_1_rl_2_BIT_ETC___d2086 =
|
|
entry_1_rl[576];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_576_54_entry_1_rl_2_BIT_ETC___d2086 =
|
|
entry_2_rl[576];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_576_54_entry_1_rl_2_BIT_ETC___d2086 =
|
|
entry_3_rl[576];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_543_84_entry_1_rl_2_BIT_ETC___d2090 =
|
|
entry_0_rl[543];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_543_84_entry_1_rl_2_BIT_ETC___d2090 =
|
|
entry_1_rl[543];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_543_84_entry_1_rl_2_BIT_ETC___d2090 =
|
|
entry_2_rl[543];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_543_84_entry_1_rl_2_BIT_ETC___d2090 =
|
|
entry_3_rl[543];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_559_98_entry_1_rl_2_BIT_ETC___d2091 =
|
|
entry_0_rl[559];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_559_98_entry_1_rl_2_BIT_ETC___d2091 =
|
|
entry_1_rl[559];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_559_98_entry_1_rl_2_BIT_ETC___d2091 =
|
|
entry_2_rl[559];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_559_98_entry_1_rl_2_BIT_ETC___d2091 =
|
|
entry_3_rl[559];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_575_12_entry_1_rl_2_BIT_ETC___d2092 =
|
|
entry_0_rl[575];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_575_12_entry_1_rl_2_BIT_ETC___d2092 =
|
|
entry_1_rl[575];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_575_12_entry_1_rl_2_BIT_ETC___d2092 =
|
|
entry_2_rl[575];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_575_12_entry_1_rl_2_BIT_ETC___d2092 =
|
|
entry_3_rl[575];
|
|
endcase
|
|
end
|
|
always@(search_paddr or
|
|
SEL_ARR_entry_0_rl_BIT_530_95_entry_1_rl_2_BIT_ETC___d2070 or
|
|
SEL_ARR_entry_0_rl_BIT_546_09_entry_1_rl_2_BIT_ETC___d2071 or
|
|
SEL_ARR_entry_0_rl_BIT_562_23_entry_1_rl_2_BIT_ETC___d2072 or
|
|
SEL_ARR_entry_0_rl_BIT_578_37_entry_1_rl_2_BIT_ETC___d2073)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_530_95_entry_1__ETC___d2075 =
|
|
SEL_ARR_entry_0_rl_BIT_530_95_entry_1_rl_2_BIT_ETC___d2070;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_530_95_entry_1__ETC___d2075 =
|
|
SEL_ARR_entry_0_rl_BIT_546_09_entry_1_rl_2_BIT_ETC___d2071;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_530_95_entry_1__ETC___d2075 =
|
|
SEL_ARR_entry_0_rl_BIT_562_23_entry_1_rl_2_BIT_ETC___d2072;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_530_95_entry_1__ETC___d2075 =
|
|
SEL_ARR_entry_0_rl_BIT_578_37_entry_1_rl_2_BIT_ETC___d2073;
|
|
endcase
|
|
end
|
|
always@(search_paddr or
|
|
SEL_ARR_entry_0_rl_BIT_529_53_entry_1_rl_2_BIT_ETC___d2076 or
|
|
SEL_ARR_entry_0_rl_BIT_545_67_entry_1_rl_2_BIT_ETC___d2077 or
|
|
SEL_ARR_entry_0_rl_BIT_561_81_entry_1_rl_2_BIT_ETC___d2078 or
|
|
SEL_ARR_entry_0_rl_BIT_577_95_entry_1_rl_2_BIT_ETC___d2079)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_529_53_entry_1__ETC___d2081 =
|
|
SEL_ARR_entry_0_rl_BIT_529_53_entry_1_rl_2_BIT_ETC___d2076;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_529_53_entry_1__ETC___d2081 =
|
|
SEL_ARR_entry_0_rl_BIT_545_67_entry_1_rl_2_BIT_ETC___d2077;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_529_53_entry_1__ETC___d2081 =
|
|
SEL_ARR_entry_0_rl_BIT_561_81_entry_1_rl_2_BIT_ETC___d2078;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_529_53_entry_1__ETC___d2081 =
|
|
SEL_ARR_entry_0_rl_BIT_577_95_entry_1_rl_2_BIT_ETC___d2079;
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_542_43_entry_1_rl_2_BIT_ETC___d2097 =
|
|
entry_0_rl[542];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_542_43_entry_1_rl_2_BIT_ETC___d2097 =
|
|
entry_1_rl[542];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_542_43_entry_1_rl_2_BIT_ETC___d2097 =
|
|
entry_2_rl[542];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_542_43_entry_1_rl_2_BIT_ETC___d2097 =
|
|
entry_3_rl[542];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_526_29_entry_1_rl_2_BIT_ETC___d2096 =
|
|
entry_0_rl[526];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_526_29_entry_1_rl_2_BIT_ETC___d2096 =
|
|
entry_1_rl[526];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_526_29_entry_1_rl_2_BIT_ETC___d2096 =
|
|
entry_2_rl[526];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_526_29_entry_1_rl_2_BIT_ETC___d2096 =
|
|
entry_3_rl[526];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_558_57_entry_1_rl_2_BIT_ETC___d2098 =
|
|
entry_0_rl[558];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_558_57_entry_1_rl_2_BIT_ETC___d2098 =
|
|
entry_1_rl[558];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_558_57_entry_1_rl_2_BIT_ETC___d2098 =
|
|
entry_2_rl[558];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_558_57_entry_1_rl_2_BIT_ETC___d2098 =
|
|
entry_3_rl[558];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_574_71_entry_1_rl_2_BIT_ETC___d2099 =
|
|
entry_0_rl[574];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_574_71_entry_1_rl_2_BIT_ETC___d2099 =
|
|
entry_1_rl[574];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_574_71_entry_1_rl_2_BIT_ETC___d2099 =
|
|
entry_2_rl[574];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_574_71_entry_1_rl_2_BIT_ETC___d2099 =
|
|
entry_3_rl[574];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_525_87_entry_1_rl_2_BIT_ETC___d2102 =
|
|
entry_0_rl[525];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_525_87_entry_1_rl_2_BIT_ETC___d2102 =
|
|
entry_1_rl[525];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_525_87_entry_1_rl_2_BIT_ETC___d2102 =
|
|
entry_2_rl[525];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_525_87_entry_1_rl_2_BIT_ETC___d2102 =
|
|
entry_3_rl[525];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_541_01_entry_1_rl_2_BIT_ETC___d2103 =
|
|
entry_0_rl[541];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_541_01_entry_1_rl_2_BIT_ETC___d2103 =
|
|
entry_1_rl[541];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_541_01_entry_1_rl_2_BIT_ETC___d2103 =
|
|
entry_2_rl[541];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_541_01_entry_1_rl_2_BIT_ETC___d2103 =
|
|
entry_3_rl[541];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_557_15_entry_1_rl_2_BIT_ETC___d2104 =
|
|
entry_0_rl[557];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_557_15_entry_1_rl_2_BIT_ETC___d2104 =
|
|
entry_1_rl[557];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_557_15_entry_1_rl_2_BIT_ETC___d2104 =
|
|
entry_2_rl[557];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_557_15_entry_1_rl_2_BIT_ETC___d2104 =
|
|
entry_3_rl[557];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_573_29_entry_1_rl_2_BIT_ETC___d2105 =
|
|
entry_0_rl[573];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_573_29_entry_1_rl_2_BIT_ETC___d2105 =
|
|
entry_1_rl[573];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_573_29_entry_1_rl_2_BIT_ETC___d2105 =
|
|
entry_2_rl[573];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_573_29_entry_1_rl_2_BIT_ETC___d2105 =
|
|
entry_3_rl[573];
|
|
endcase
|
|
end
|
|
always@(search_paddr or
|
|
SEL_ARR_entry_0_rl_BIT_528_12_entry_1_rl_2_BIT_ETC___d2083 or
|
|
SEL_ARR_entry_0_rl_BIT_544_26_entry_1_rl_2_BIT_ETC___d2084 or
|
|
SEL_ARR_entry_0_rl_BIT_560_40_entry_1_rl_2_BIT_ETC___d2085 or
|
|
SEL_ARR_entry_0_rl_BIT_576_54_entry_1_rl_2_BIT_ETC___d2086)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_528_12_entry_1__ETC___d2088 =
|
|
SEL_ARR_entry_0_rl_BIT_528_12_entry_1_rl_2_BIT_ETC___d2083;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_528_12_entry_1__ETC___d2088 =
|
|
SEL_ARR_entry_0_rl_BIT_544_26_entry_1_rl_2_BIT_ETC___d2084;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_528_12_entry_1__ETC___d2088 =
|
|
SEL_ARR_entry_0_rl_BIT_560_40_entry_1_rl_2_BIT_ETC___d2085;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_528_12_entry_1__ETC___d2088 =
|
|
SEL_ARR_entry_0_rl_BIT_576_54_entry_1_rl_2_BIT_ETC___d2086;
|
|
endcase
|
|
end
|
|
always@(search_paddr or
|
|
SEL_ARR_entry_0_rl_BIT_527_70_entry_1_rl_2_BIT_ETC___d2089 or
|
|
SEL_ARR_entry_0_rl_BIT_543_84_entry_1_rl_2_BIT_ETC___d2090 or
|
|
SEL_ARR_entry_0_rl_BIT_559_98_entry_1_rl_2_BIT_ETC___d2091 or
|
|
SEL_ARR_entry_0_rl_BIT_575_12_entry_1_rl_2_BIT_ETC___d2092)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_527_70_entry_1__ETC___d2094 =
|
|
SEL_ARR_entry_0_rl_BIT_527_70_entry_1_rl_2_BIT_ETC___d2089;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_527_70_entry_1__ETC___d2094 =
|
|
SEL_ARR_entry_0_rl_BIT_543_84_entry_1_rl_2_BIT_ETC___d2090;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_527_70_entry_1__ETC___d2094 =
|
|
SEL_ARR_entry_0_rl_BIT_559_98_entry_1_rl_2_BIT_ETC___d2091;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_527_70_entry_1__ETC___d2094 =
|
|
SEL_ARR_entry_0_rl_BIT_575_12_entry_1_rl_2_BIT_ETC___d2092;
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_524_46_entry_1_rl_2_BIT_ETC___d2109 =
|
|
entry_0_rl[524];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_524_46_entry_1_rl_2_BIT_ETC___d2109 =
|
|
entry_1_rl[524];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_524_46_entry_1_rl_2_BIT_ETC___d2109 =
|
|
entry_2_rl[524];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_524_46_entry_1_rl_2_BIT_ETC___d2109 =
|
|
entry_3_rl[524];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_540_60_entry_1_rl_2_BIT_ETC___d2110 =
|
|
entry_0_rl[540];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_540_60_entry_1_rl_2_BIT_ETC___d2110 =
|
|
entry_1_rl[540];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_540_60_entry_1_rl_2_BIT_ETC___d2110 =
|
|
entry_2_rl[540];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_540_60_entry_1_rl_2_BIT_ETC___d2110 =
|
|
entry_3_rl[540];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_556_74_entry_1_rl_2_BIT_ETC___d2111 =
|
|
entry_0_rl[556];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_556_74_entry_1_rl_2_BIT_ETC___d2111 =
|
|
entry_1_rl[556];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_556_74_entry_1_rl_2_BIT_ETC___d2111 =
|
|
entry_2_rl[556];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_556_74_entry_1_rl_2_BIT_ETC___d2111 =
|
|
entry_3_rl[556];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_572_88_entry_1_rl_2_BIT_ETC___d2112 =
|
|
entry_0_rl[572];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_572_88_entry_1_rl_2_BIT_ETC___d2112 =
|
|
entry_1_rl[572];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_572_88_entry_1_rl_2_BIT_ETC___d2112 =
|
|
entry_2_rl[572];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_572_88_entry_1_rl_2_BIT_ETC___d2112 =
|
|
entry_3_rl[572];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_523_04_entry_1_rl_2_BIT_ETC___d2115 =
|
|
entry_0_rl[523];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_523_04_entry_1_rl_2_BIT_ETC___d2115 =
|
|
entry_1_rl[523];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_523_04_entry_1_rl_2_BIT_ETC___d2115 =
|
|
entry_2_rl[523];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_523_04_entry_1_rl_2_BIT_ETC___d2115 =
|
|
entry_3_rl[523];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_539_18_entry_1_rl_2_BIT_ETC___d2116 =
|
|
entry_0_rl[539];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_539_18_entry_1_rl_2_BIT_ETC___d2116 =
|
|
entry_1_rl[539];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_539_18_entry_1_rl_2_BIT_ETC___d2116 =
|
|
entry_2_rl[539];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_539_18_entry_1_rl_2_BIT_ETC___d2116 =
|
|
entry_3_rl[539];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_555_32_entry_1_rl_2_BIT_ETC___d2117 =
|
|
entry_0_rl[555];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_555_32_entry_1_rl_2_BIT_ETC___d2117 =
|
|
entry_1_rl[555];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_555_32_entry_1_rl_2_BIT_ETC___d2117 =
|
|
entry_2_rl[555];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_555_32_entry_1_rl_2_BIT_ETC___d2117 =
|
|
entry_3_rl[555];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_571_46_entry_1_rl_2_BIT_ETC___d2118 =
|
|
entry_0_rl[571];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_571_46_entry_1_rl_2_BIT_ETC___d2118 =
|
|
entry_1_rl[571];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_571_46_entry_1_rl_2_BIT_ETC___d2118 =
|
|
entry_2_rl[571];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_571_46_entry_1_rl_2_BIT_ETC___d2118 =
|
|
entry_3_rl[571];
|
|
endcase
|
|
end
|
|
always@(search_paddr or
|
|
SEL_ARR_entry_0_rl_BIT_526_29_entry_1_rl_2_BIT_ETC___d2096 or
|
|
SEL_ARR_entry_0_rl_BIT_542_43_entry_1_rl_2_BIT_ETC___d2097 or
|
|
SEL_ARR_entry_0_rl_BIT_558_57_entry_1_rl_2_BIT_ETC___d2098 or
|
|
SEL_ARR_entry_0_rl_BIT_574_71_entry_1_rl_2_BIT_ETC___d2099)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_526_29_entry_1__ETC___d2101 =
|
|
SEL_ARR_entry_0_rl_BIT_526_29_entry_1_rl_2_BIT_ETC___d2096;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_526_29_entry_1__ETC___d2101 =
|
|
SEL_ARR_entry_0_rl_BIT_542_43_entry_1_rl_2_BIT_ETC___d2097;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_526_29_entry_1__ETC___d2101 =
|
|
SEL_ARR_entry_0_rl_BIT_558_57_entry_1_rl_2_BIT_ETC___d2098;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_526_29_entry_1__ETC___d2101 =
|
|
SEL_ARR_entry_0_rl_BIT_574_71_entry_1_rl_2_BIT_ETC___d2099;
|
|
endcase
|
|
end
|
|
always@(search_paddr or
|
|
SEL_ARR_entry_0_rl_BIT_525_87_entry_1_rl_2_BIT_ETC___d2102 or
|
|
SEL_ARR_entry_0_rl_BIT_541_01_entry_1_rl_2_BIT_ETC___d2103 or
|
|
SEL_ARR_entry_0_rl_BIT_557_15_entry_1_rl_2_BIT_ETC___d2104 or
|
|
SEL_ARR_entry_0_rl_BIT_573_29_entry_1_rl_2_BIT_ETC___d2105)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_525_87_entry_1__ETC___d2107 =
|
|
SEL_ARR_entry_0_rl_BIT_525_87_entry_1_rl_2_BIT_ETC___d2102;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_525_87_entry_1__ETC___d2107 =
|
|
SEL_ARR_entry_0_rl_BIT_541_01_entry_1_rl_2_BIT_ETC___d2103;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_525_87_entry_1__ETC___d2107 =
|
|
SEL_ARR_entry_0_rl_BIT_557_15_entry_1_rl_2_BIT_ETC___d2104;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_525_87_entry_1__ETC___d2107 =
|
|
SEL_ARR_entry_0_rl_BIT_573_29_entry_1_rl_2_BIT_ETC___d2105;
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_522_63_entry_1_rl_2_BIT_ETC___d2122 =
|
|
entry_0_rl[522];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_522_63_entry_1_rl_2_BIT_ETC___d2122 =
|
|
entry_1_rl[522];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_522_63_entry_1_rl_2_BIT_ETC___d2122 =
|
|
entry_2_rl[522];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_522_63_entry_1_rl_2_BIT_ETC___d2122 =
|
|
entry_3_rl[522];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_538_77_entry_1_rl_2_BIT_ETC___d2123 =
|
|
entry_0_rl[538];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_538_77_entry_1_rl_2_BIT_ETC___d2123 =
|
|
entry_1_rl[538];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_538_77_entry_1_rl_2_BIT_ETC___d2123 =
|
|
entry_2_rl[538];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_538_77_entry_1_rl_2_BIT_ETC___d2123 =
|
|
entry_3_rl[538];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_554_91_entry_1_rl_2_BIT_ETC___d2124 =
|
|
entry_0_rl[554];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_554_91_entry_1_rl_2_BIT_ETC___d2124 =
|
|
entry_1_rl[554];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_554_91_entry_1_rl_2_BIT_ETC___d2124 =
|
|
entry_2_rl[554];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_554_91_entry_1_rl_2_BIT_ETC___d2124 =
|
|
entry_3_rl[554];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_570_05_entry_1_rl_2_BIT_ETC___d2125 =
|
|
entry_0_rl[570];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_570_05_entry_1_rl_2_BIT_ETC___d2125 =
|
|
entry_1_rl[570];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_570_05_entry_1_rl_2_BIT_ETC___d2125 =
|
|
entry_2_rl[570];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_570_05_entry_1_rl_2_BIT_ETC___d2125 =
|
|
entry_3_rl[570];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_521_21_entry_1_rl_2_BIT_ETC___d2128 =
|
|
entry_0_rl[521];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_521_21_entry_1_rl_2_BIT_ETC___d2128 =
|
|
entry_1_rl[521];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_521_21_entry_1_rl_2_BIT_ETC___d2128 =
|
|
entry_2_rl[521];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_521_21_entry_1_rl_2_BIT_ETC___d2128 =
|
|
entry_3_rl[521];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_537_35_entry_1_rl_2_BIT_ETC___d2129 =
|
|
entry_0_rl[537];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_537_35_entry_1_rl_2_BIT_ETC___d2129 =
|
|
entry_1_rl[537];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_537_35_entry_1_rl_2_BIT_ETC___d2129 =
|
|
entry_2_rl[537];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_537_35_entry_1_rl_2_BIT_ETC___d2129 =
|
|
entry_3_rl[537];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_553_49_entry_1_rl_2_BIT_ETC___d2130 =
|
|
entry_0_rl[553];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_553_49_entry_1_rl_2_BIT_ETC___d2130 =
|
|
entry_1_rl[553];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_553_49_entry_1_rl_2_BIT_ETC___d2130 =
|
|
entry_2_rl[553];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_553_49_entry_1_rl_2_BIT_ETC___d2130 =
|
|
entry_3_rl[553];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_569_63_entry_1_rl_2_BIT_ETC___d2131 =
|
|
entry_0_rl[569];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_569_63_entry_1_rl_2_BIT_ETC___d2131 =
|
|
entry_1_rl[569];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_569_63_entry_1_rl_2_BIT_ETC___d2131 =
|
|
entry_2_rl[569];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_569_63_entry_1_rl_2_BIT_ETC___d2131 =
|
|
entry_3_rl[569];
|
|
endcase
|
|
end
|
|
always@(search_paddr or
|
|
SEL_ARR_entry_0_rl_BIT_524_46_entry_1_rl_2_BIT_ETC___d2109 or
|
|
SEL_ARR_entry_0_rl_BIT_540_60_entry_1_rl_2_BIT_ETC___d2110 or
|
|
SEL_ARR_entry_0_rl_BIT_556_74_entry_1_rl_2_BIT_ETC___d2111 or
|
|
SEL_ARR_entry_0_rl_BIT_572_88_entry_1_rl_2_BIT_ETC___d2112)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_524_46_entry_1__ETC___d2114 =
|
|
SEL_ARR_entry_0_rl_BIT_524_46_entry_1_rl_2_BIT_ETC___d2109;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_524_46_entry_1__ETC___d2114 =
|
|
SEL_ARR_entry_0_rl_BIT_540_60_entry_1_rl_2_BIT_ETC___d2110;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_524_46_entry_1__ETC___d2114 =
|
|
SEL_ARR_entry_0_rl_BIT_556_74_entry_1_rl_2_BIT_ETC___d2111;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_524_46_entry_1__ETC___d2114 =
|
|
SEL_ARR_entry_0_rl_BIT_572_88_entry_1_rl_2_BIT_ETC___d2112;
|
|
endcase
|
|
end
|
|
always@(search_paddr or
|
|
SEL_ARR_entry_0_rl_BIT_523_04_entry_1_rl_2_BIT_ETC___d2115 or
|
|
SEL_ARR_entry_0_rl_BIT_539_18_entry_1_rl_2_BIT_ETC___d2116 or
|
|
SEL_ARR_entry_0_rl_BIT_555_32_entry_1_rl_2_BIT_ETC___d2117 or
|
|
SEL_ARR_entry_0_rl_BIT_571_46_entry_1_rl_2_BIT_ETC___d2118)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_523_04_entry_1__ETC___d2120 =
|
|
SEL_ARR_entry_0_rl_BIT_523_04_entry_1_rl_2_BIT_ETC___d2115;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_523_04_entry_1__ETC___d2120 =
|
|
SEL_ARR_entry_0_rl_BIT_539_18_entry_1_rl_2_BIT_ETC___d2116;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_523_04_entry_1__ETC___d2120 =
|
|
SEL_ARR_entry_0_rl_BIT_555_32_entry_1_rl_2_BIT_ETC___d2117;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_523_04_entry_1__ETC___d2120 =
|
|
SEL_ARR_entry_0_rl_BIT_571_46_entry_1_rl_2_BIT_ETC___d2118;
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_520_80_entry_1_rl_2_BIT_ETC___d2135 =
|
|
entry_0_rl[520];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_520_80_entry_1_rl_2_BIT_ETC___d2135 =
|
|
entry_1_rl[520];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_520_80_entry_1_rl_2_BIT_ETC___d2135 =
|
|
entry_2_rl[520];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_520_80_entry_1_rl_2_BIT_ETC___d2135 =
|
|
entry_3_rl[520];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_536_94_entry_1_rl_2_BIT_ETC___d2136 =
|
|
entry_0_rl[536];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_536_94_entry_1_rl_2_BIT_ETC___d2136 =
|
|
entry_1_rl[536];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_536_94_entry_1_rl_2_BIT_ETC___d2136 =
|
|
entry_2_rl[536];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_536_94_entry_1_rl_2_BIT_ETC___d2136 =
|
|
entry_3_rl[536];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_552_08_entry_1_rl_2_BIT_ETC___d2137 =
|
|
entry_0_rl[552];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_552_08_entry_1_rl_2_BIT_ETC___d2137 =
|
|
entry_1_rl[552];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_552_08_entry_1_rl_2_BIT_ETC___d2137 =
|
|
entry_2_rl[552];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_552_08_entry_1_rl_2_BIT_ETC___d2137 =
|
|
entry_3_rl[552];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_568_22_entry_1_rl_2_BIT_ETC___d2138 =
|
|
entry_0_rl[568];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_568_22_entry_1_rl_2_BIT_ETC___d2138 =
|
|
entry_1_rl[568];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_568_22_entry_1_rl_2_BIT_ETC___d2138 =
|
|
entry_2_rl[568];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_568_22_entry_1_rl_2_BIT_ETC___d2138 =
|
|
entry_3_rl[568];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_519_38_entry_1_rl_2_BIT_ETC___d2141 =
|
|
entry_0_rl[519];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_519_38_entry_1_rl_2_BIT_ETC___d2141 =
|
|
entry_1_rl[519];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_519_38_entry_1_rl_2_BIT_ETC___d2141 =
|
|
entry_2_rl[519];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_519_38_entry_1_rl_2_BIT_ETC___d2141 =
|
|
entry_3_rl[519];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_535_52_entry_1_rl_2_BIT_ETC___d2142 =
|
|
entry_0_rl[535];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_535_52_entry_1_rl_2_BIT_ETC___d2142 =
|
|
entry_1_rl[535];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_535_52_entry_1_rl_2_BIT_ETC___d2142 =
|
|
entry_2_rl[535];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_535_52_entry_1_rl_2_BIT_ETC___d2142 =
|
|
entry_3_rl[535];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_551_66_entry_1_rl_2_BIT_ETC___d2143 =
|
|
entry_0_rl[551];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_551_66_entry_1_rl_2_BIT_ETC___d2143 =
|
|
entry_1_rl[551];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_551_66_entry_1_rl_2_BIT_ETC___d2143 =
|
|
entry_2_rl[551];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_551_66_entry_1_rl_2_BIT_ETC___d2143 =
|
|
entry_3_rl[551];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_567_80_entry_1_rl_2_BIT_ETC___d2144 =
|
|
entry_0_rl[567];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_567_80_entry_1_rl_2_BIT_ETC___d2144 =
|
|
entry_1_rl[567];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_567_80_entry_1_rl_2_BIT_ETC___d2144 =
|
|
entry_2_rl[567];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_567_80_entry_1_rl_2_BIT_ETC___d2144 =
|
|
entry_3_rl[567];
|
|
endcase
|
|
end
|
|
always@(search_paddr or
|
|
SEL_ARR_entry_0_rl_BIT_522_63_entry_1_rl_2_BIT_ETC___d2122 or
|
|
SEL_ARR_entry_0_rl_BIT_538_77_entry_1_rl_2_BIT_ETC___d2123 or
|
|
SEL_ARR_entry_0_rl_BIT_554_91_entry_1_rl_2_BIT_ETC___d2124 or
|
|
SEL_ARR_entry_0_rl_BIT_570_05_entry_1_rl_2_BIT_ETC___d2125)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_522_63_entry_1__ETC___d2127 =
|
|
SEL_ARR_entry_0_rl_BIT_522_63_entry_1_rl_2_BIT_ETC___d2122;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_522_63_entry_1__ETC___d2127 =
|
|
SEL_ARR_entry_0_rl_BIT_538_77_entry_1_rl_2_BIT_ETC___d2123;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_522_63_entry_1__ETC___d2127 =
|
|
SEL_ARR_entry_0_rl_BIT_554_91_entry_1_rl_2_BIT_ETC___d2124;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_522_63_entry_1__ETC___d2127 =
|
|
SEL_ARR_entry_0_rl_BIT_570_05_entry_1_rl_2_BIT_ETC___d2125;
|
|
endcase
|
|
end
|
|
always@(search_paddr or
|
|
SEL_ARR_entry_0_rl_BIT_521_21_entry_1_rl_2_BIT_ETC___d2128 or
|
|
SEL_ARR_entry_0_rl_BIT_537_35_entry_1_rl_2_BIT_ETC___d2129 or
|
|
SEL_ARR_entry_0_rl_BIT_553_49_entry_1_rl_2_BIT_ETC___d2130 or
|
|
SEL_ARR_entry_0_rl_BIT_569_63_entry_1_rl_2_BIT_ETC___d2131)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_521_21_entry_1__ETC___d2133 =
|
|
SEL_ARR_entry_0_rl_BIT_521_21_entry_1_rl_2_BIT_ETC___d2128;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_521_21_entry_1__ETC___d2133 =
|
|
SEL_ARR_entry_0_rl_BIT_537_35_entry_1_rl_2_BIT_ETC___d2129;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_521_21_entry_1__ETC___d2133 =
|
|
SEL_ARR_entry_0_rl_BIT_553_49_entry_1_rl_2_BIT_ETC___d2130;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_521_21_entry_1__ETC___d2133 =
|
|
SEL_ARR_entry_0_rl_BIT_569_63_entry_1_rl_2_BIT_ETC___d2131;
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_518_97_entry_1_rl_2_BIT_ETC___d2148 =
|
|
entry_0_rl[518];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_518_97_entry_1_rl_2_BIT_ETC___d2148 =
|
|
entry_1_rl[518];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_518_97_entry_1_rl_2_BIT_ETC___d2148 =
|
|
entry_2_rl[518];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_518_97_entry_1_rl_2_BIT_ETC___d2148 =
|
|
entry_3_rl[518];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_534_11_entry_1_rl_2_BIT_ETC___d2149 =
|
|
entry_0_rl[534];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_534_11_entry_1_rl_2_BIT_ETC___d2149 =
|
|
entry_1_rl[534];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_534_11_entry_1_rl_2_BIT_ETC___d2149 =
|
|
entry_2_rl[534];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_534_11_entry_1_rl_2_BIT_ETC___d2149 =
|
|
entry_3_rl[534];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_550_25_entry_1_rl_2_BIT_ETC___d2150 =
|
|
entry_0_rl[550];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_550_25_entry_1_rl_2_BIT_ETC___d2150 =
|
|
entry_1_rl[550];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_550_25_entry_1_rl_2_BIT_ETC___d2150 =
|
|
entry_2_rl[550];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_550_25_entry_1_rl_2_BIT_ETC___d2150 =
|
|
entry_3_rl[550];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_566_39_entry_1_rl_2_BIT_ETC___d2151 =
|
|
entry_0_rl[566];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_566_39_entry_1_rl_2_BIT_ETC___d2151 =
|
|
entry_1_rl[566];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_566_39_entry_1_rl_2_BIT_ETC___d2151 =
|
|
entry_2_rl[566];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_566_39_entry_1_rl_2_BIT_ETC___d2151 =
|
|
entry_3_rl[566];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_517_55_entry_1_rl_2_BIT_ETC___d2154 =
|
|
entry_0_rl[517];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_517_55_entry_1_rl_2_BIT_ETC___d2154 =
|
|
entry_1_rl[517];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_517_55_entry_1_rl_2_BIT_ETC___d2154 =
|
|
entry_2_rl[517];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_517_55_entry_1_rl_2_BIT_ETC___d2154 =
|
|
entry_3_rl[517];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_533_69_entry_1_rl_2_BIT_ETC___d2155 =
|
|
entry_0_rl[533];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_533_69_entry_1_rl_2_BIT_ETC___d2155 =
|
|
entry_1_rl[533];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_533_69_entry_1_rl_2_BIT_ETC___d2155 =
|
|
entry_2_rl[533];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_533_69_entry_1_rl_2_BIT_ETC___d2155 =
|
|
entry_3_rl[533];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_549_83_entry_1_rl_2_BIT_ETC___d2156 =
|
|
entry_0_rl[549];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_549_83_entry_1_rl_2_BIT_ETC___d2156 =
|
|
entry_1_rl[549];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_549_83_entry_1_rl_2_BIT_ETC___d2156 =
|
|
entry_2_rl[549];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_549_83_entry_1_rl_2_BIT_ETC___d2156 =
|
|
entry_3_rl[549];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_565_97_entry_1_rl_2_BIT_ETC___d2157 =
|
|
entry_0_rl[565];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_565_97_entry_1_rl_2_BIT_ETC___d2157 =
|
|
entry_1_rl[565];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_565_97_entry_1_rl_2_BIT_ETC___d2157 =
|
|
entry_2_rl[565];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_565_97_entry_1_rl_2_BIT_ETC___d2157 =
|
|
entry_3_rl[565];
|
|
endcase
|
|
end
|
|
always@(search_paddr or
|
|
SEL_ARR_entry_0_rl_BIT_519_38_entry_1_rl_2_BIT_ETC___d2141 or
|
|
SEL_ARR_entry_0_rl_BIT_535_52_entry_1_rl_2_BIT_ETC___d2142 or
|
|
SEL_ARR_entry_0_rl_BIT_551_66_entry_1_rl_2_BIT_ETC___d2143 or
|
|
SEL_ARR_entry_0_rl_BIT_567_80_entry_1_rl_2_BIT_ETC___d2144)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_519_38_entry_1__ETC___d2146 =
|
|
SEL_ARR_entry_0_rl_BIT_519_38_entry_1_rl_2_BIT_ETC___d2141;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_519_38_entry_1__ETC___d2146 =
|
|
SEL_ARR_entry_0_rl_BIT_535_52_entry_1_rl_2_BIT_ETC___d2142;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_519_38_entry_1__ETC___d2146 =
|
|
SEL_ARR_entry_0_rl_BIT_551_66_entry_1_rl_2_BIT_ETC___d2143;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_519_38_entry_1__ETC___d2146 =
|
|
SEL_ARR_entry_0_rl_BIT_567_80_entry_1_rl_2_BIT_ETC___d2144;
|
|
endcase
|
|
end
|
|
always@(search_paddr or
|
|
SEL_ARR_entry_0_rl_BIT_520_80_entry_1_rl_2_BIT_ETC___d2135 or
|
|
SEL_ARR_entry_0_rl_BIT_536_94_entry_1_rl_2_BIT_ETC___d2136 or
|
|
SEL_ARR_entry_0_rl_BIT_552_08_entry_1_rl_2_BIT_ETC___d2137 or
|
|
SEL_ARR_entry_0_rl_BIT_568_22_entry_1_rl_2_BIT_ETC___d2138)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_520_80_entry_1__ETC___d2140 =
|
|
SEL_ARR_entry_0_rl_BIT_520_80_entry_1_rl_2_BIT_ETC___d2135;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_520_80_entry_1__ETC___d2140 =
|
|
SEL_ARR_entry_0_rl_BIT_536_94_entry_1_rl_2_BIT_ETC___d2136;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_520_80_entry_1__ETC___d2140 =
|
|
SEL_ARR_entry_0_rl_BIT_552_08_entry_1_rl_2_BIT_ETC___d2137;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_520_80_entry_1__ETC___d2140 =
|
|
SEL_ARR_entry_0_rl_BIT_568_22_entry_1_rl_2_BIT_ETC___d2138;
|
|
endcase
|
|
end
|
|
always@(search_paddr or
|
|
SEL_ARR_entry_0_rl_BIT_518_97_entry_1_rl_2_BIT_ETC___d2148 or
|
|
SEL_ARR_entry_0_rl_BIT_534_11_entry_1_rl_2_BIT_ETC___d2149 or
|
|
SEL_ARR_entry_0_rl_BIT_550_25_entry_1_rl_2_BIT_ETC___d2150 or
|
|
SEL_ARR_entry_0_rl_BIT_566_39_entry_1_rl_2_BIT_ETC___d2151)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_518_97_entry_1__ETC___d2153 =
|
|
SEL_ARR_entry_0_rl_BIT_518_97_entry_1_rl_2_BIT_ETC___d2148;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_518_97_entry_1__ETC___d2153 =
|
|
SEL_ARR_entry_0_rl_BIT_534_11_entry_1_rl_2_BIT_ETC___d2149;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_518_97_entry_1__ETC___d2153 =
|
|
SEL_ARR_entry_0_rl_BIT_550_25_entry_1_rl_2_BIT_ETC___d2150;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_518_97_entry_1__ETC___d2153 =
|
|
SEL_ARR_entry_0_rl_BIT_566_39_entry_1_rl_2_BIT_ETC___d2151;
|
|
endcase
|
|
end
|
|
always@(search_paddr or
|
|
SEL_ARR_entry_0_rl_BIT_517_55_entry_1_rl_2_BIT_ETC___d2154 or
|
|
SEL_ARR_entry_0_rl_BIT_533_69_entry_1_rl_2_BIT_ETC___d2155 or
|
|
SEL_ARR_entry_0_rl_BIT_549_83_entry_1_rl_2_BIT_ETC___d2156 or
|
|
SEL_ARR_entry_0_rl_BIT_565_97_entry_1_rl_2_BIT_ETC___d2157)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_517_55_entry_1__ETC___d2159 =
|
|
SEL_ARR_entry_0_rl_BIT_517_55_entry_1_rl_2_BIT_ETC___d2154;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_517_55_entry_1__ETC___d2159 =
|
|
SEL_ARR_entry_0_rl_BIT_533_69_entry_1_rl_2_BIT_ETC___d2155;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_517_55_entry_1__ETC___d2159 =
|
|
SEL_ARR_entry_0_rl_BIT_549_83_entry_1_rl_2_BIT_ETC___d2156;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_517_55_entry_1__ETC___d2159 =
|
|
SEL_ARR_entry_0_rl_BIT_565_97_entry_1_rl_2_BIT_ETC___d2157;
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_516_016_entry_1_rl_2_BI_ETC___d2162 =
|
|
entry_0_rl[516];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_516_016_entry_1_rl_2_BI_ETC___d2162 =
|
|
entry_1_rl[516];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_516_016_entry_1_rl_2_BI_ETC___d2162 =
|
|
entry_2_rl[516];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_516_016_entry_1_rl_2_BI_ETC___d2162 =
|
|
entry_3_rl[516];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_532_030_entry_1_rl_2_BI_ETC___d2163 =
|
|
entry_0_rl[532];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_532_030_entry_1_rl_2_BI_ETC___d2163 =
|
|
entry_1_rl[532];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_532_030_entry_1_rl_2_BI_ETC___d2163 =
|
|
entry_2_rl[532];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_532_030_entry_1_rl_2_BI_ETC___d2163 =
|
|
entry_3_rl[532];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_548_044_entry_1_rl_2_BI_ETC___d2164 =
|
|
entry_0_rl[548];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_548_044_entry_1_rl_2_BI_ETC___d2164 =
|
|
entry_1_rl[548];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_548_044_entry_1_rl_2_BI_ETC___d2164 =
|
|
entry_2_rl[548];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_548_044_entry_1_rl_2_BI_ETC___d2164 =
|
|
entry_3_rl[548];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_564_058_entry_1_rl_2_BI_ETC___d2165 =
|
|
entry_0_rl[564];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_564_058_entry_1_rl_2_BI_ETC___d2165 =
|
|
entry_1_rl[564];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_564_058_entry_1_rl_2_BI_ETC___d2165 =
|
|
entry_2_rl[564];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_564_058_entry_1_rl_2_BI_ETC___d2165 =
|
|
entry_3_rl[564];
|
|
endcase
|
|
end
|
|
always@(search_paddr or
|
|
SEL_ARR_entry_0_rl_BIT_516_016_entry_1_rl_2_BI_ETC___d2162 or
|
|
SEL_ARR_entry_0_rl_BIT_532_030_entry_1_rl_2_BI_ETC___d2163 or
|
|
SEL_ARR_entry_0_rl_BIT_548_044_entry_1_rl_2_BI_ETC___d2164 or
|
|
SEL_ARR_entry_0_rl_BIT_564_058_entry_1_rl_2_BI_ETC___d2165)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_516_016_entry_1_ETC___d2167 =
|
|
SEL_ARR_entry_0_rl_BIT_516_016_entry_1_rl_2_BI_ETC___d2162;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_516_016_entry_1_ETC___d2167 =
|
|
SEL_ARR_entry_0_rl_BIT_532_030_entry_1_rl_2_BI_ETC___d2163;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_516_016_entry_1_ETC___d2167 =
|
|
SEL_ARR_entry_0_rl_BIT_548_044_entry_1_rl_2_BI_ETC___d2164;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_516_016_entry_1_ETC___d2167 =
|
|
SEL_ARR_entry_0_rl_BIT_564_058_entry_1_rl_2_BI_ETC___d2165;
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_0_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q73 =
|
|
entry_0_rl[531];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q73 =
|
|
entry_0_rl[547];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q73 =
|
|
entry_0_rl[563];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q73 =
|
|
entry_0_rl[579];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_0_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q74 =
|
|
entry_0_rl[530];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q74 =
|
|
entry_0_rl[546];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q74 =
|
|
entry_0_rl[562];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q74 =
|
|
entry_0_rl[578];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_0_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q75 =
|
|
entry_0_rl[529];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q75 =
|
|
entry_0_rl[545];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q75 =
|
|
entry_0_rl[561];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q75 =
|
|
entry_0_rl[577];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_0_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q76 =
|
|
entry_0_rl[528];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q76 =
|
|
entry_0_rl[544];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q76 =
|
|
entry_0_rl[560];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q76 =
|
|
entry_0_rl[576];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_0_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q77 =
|
|
entry_0_rl[527];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q77 =
|
|
entry_0_rl[543];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q77 =
|
|
entry_0_rl[559];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q77 =
|
|
entry_0_rl[575];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_0_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q78 =
|
|
entry_0_rl[526];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q78 =
|
|
entry_0_rl[542];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q78 =
|
|
entry_0_rl[558];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q78 =
|
|
entry_0_rl[574];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_0_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q79 =
|
|
entry_0_rl[525];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q79 =
|
|
entry_0_rl[541];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q79 =
|
|
entry_0_rl[557];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q79 =
|
|
entry_0_rl[573];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_0_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q80 =
|
|
entry_0_rl[524];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q80 =
|
|
entry_0_rl[540];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q80 =
|
|
entry_0_rl[556];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q80 =
|
|
entry_0_rl[572];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_0_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q81 =
|
|
entry_0_rl[523];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q81 =
|
|
entry_0_rl[539];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q81 =
|
|
entry_0_rl[555];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q81 =
|
|
entry_0_rl[571];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_0_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q82 =
|
|
entry_0_rl[522];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q82 =
|
|
entry_0_rl[538];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q82 =
|
|
entry_0_rl[554];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q82 =
|
|
entry_0_rl[570];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_0_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q83 =
|
|
entry_0_rl[521];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q83 =
|
|
entry_0_rl[537];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q83 =
|
|
entry_0_rl[553];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q83 =
|
|
entry_0_rl[569];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_0_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q84 =
|
|
entry_0_rl[520];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q84 =
|
|
entry_0_rl[536];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q84 =
|
|
entry_0_rl[552];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q84 =
|
|
entry_0_rl[568];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_0_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q85 =
|
|
entry_0_rl[519];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q85 =
|
|
entry_0_rl[535];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q85 =
|
|
entry_0_rl[551];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q85 =
|
|
entry_0_rl[567];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_0_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q86 =
|
|
entry_0_rl[518];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q86 =
|
|
entry_0_rl[534];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q86 =
|
|
entry_0_rl[550];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q86 =
|
|
entry_0_rl[566];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_0_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q87 =
|
|
entry_0_rl[517];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q87 =
|
|
entry_0_rl[533];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q87 =
|
|
entry_0_rl[549];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q87 =
|
|
entry_0_rl[565];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_0_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q88 =
|
|
entry_0_rl[516];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q88 =
|
|
entry_0_rl[532];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q88 =
|
|
entry_0_rl[548];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q88 =
|
|
entry_0_rl[564];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_1_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q89 =
|
|
entry_1_rl[531];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q89 =
|
|
entry_1_rl[547];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q89 =
|
|
entry_1_rl[563];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q89 =
|
|
entry_1_rl[579];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_1_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q90 =
|
|
entry_1_rl[530];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q90 =
|
|
entry_1_rl[546];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q90 =
|
|
entry_1_rl[562];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q90 =
|
|
entry_1_rl[578];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_1_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q91 =
|
|
entry_1_rl[529];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q91 =
|
|
entry_1_rl[545];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q91 =
|
|
entry_1_rl[561];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q91 =
|
|
entry_1_rl[577];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_1_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q92 =
|
|
entry_1_rl[528];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q92 =
|
|
entry_1_rl[544];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q92 =
|
|
entry_1_rl[560];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q92 =
|
|
entry_1_rl[576];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_1_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q93 =
|
|
entry_1_rl[527];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q93 =
|
|
entry_1_rl[543];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q93 =
|
|
entry_1_rl[559];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q93 =
|
|
entry_1_rl[575];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_1_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q94 =
|
|
entry_1_rl[526];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q94 =
|
|
entry_1_rl[542];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q94 =
|
|
entry_1_rl[558];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q94 =
|
|
entry_1_rl[574];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_1_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q95 =
|
|
entry_1_rl[525];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q95 =
|
|
entry_1_rl[541];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q95 =
|
|
entry_1_rl[557];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q95 =
|
|
entry_1_rl[573];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_1_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q96 =
|
|
entry_1_rl[524];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q96 =
|
|
entry_1_rl[540];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q96 =
|
|
entry_1_rl[556];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q96 =
|
|
entry_1_rl[572];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_1_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q97 =
|
|
entry_1_rl[523];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q97 =
|
|
entry_1_rl[539];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q97 =
|
|
entry_1_rl[555];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q97 =
|
|
entry_1_rl[571];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_1_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q98 =
|
|
entry_1_rl[522];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q98 =
|
|
entry_1_rl[538];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q98 =
|
|
entry_1_rl[554];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q98 =
|
|
entry_1_rl[570];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_1_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q99 =
|
|
entry_1_rl[521];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q99 =
|
|
entry_1_rl[537];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q99 =
|
|
entry_1_rl[553];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q99 =
|
|
entry_1_rl[569];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_1_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q100 =
|
|
entry_1_rl[520];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q100 =
|
|
entry_1_rl[536];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q100 =
|
|
entry_1_rl[552];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q100 =
|
|
entry_1_rl[568];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_1_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q101 =
|
|
entry_1_rl[519];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q101 =
|
|
entry_1_rl[535];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q101 =
|
|
entry_1_rl[551];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q101 =
|
|
entry_1_rl[567];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_1_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q102 =
|
|
entry_1_rl[518];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q102 =
|
|
entry_1_rl[534];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q102 =
|
|
entry_1_rl[550];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q102 =
|
|
entry_1_rl[566];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_1_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q103 =
|
|
entry_1_rl[517];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q103 =
|
|
entry_1_rl[533];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q103 =
|
|
entry_1_rl[549];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q103 =
|
|
entry_1_rl[565];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_1_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q104 =
|
|
entry_1_rl[516];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q104 =
|
|
entry_1_rl[532];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q104 =
|
|
entry_1_rl[548];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q104 =
|
|
entry_1_rl[564];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_2_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q105 =
|
|
entry_2_rl[531];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q105 =
|
|
entry_2_rl[547];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q105 =
|
|
entry_2_rl[563];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q105 =
|
|
entry_2_rl[579];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_2_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q106 =
|
|
entry_2_rl[530];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q106 =
|
|
entry_2_rl[546];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q106 =
|
|
entry_2_rl[562];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q106 =
|
|
entry_2_rl[578];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_2_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q107 =
|
|
entry_2_rl[529];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q107 =
|
|
entry_2_rl[545];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q107 =
|
|
entry_2_rl[561];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q107 =
|
|
entry_2_rl[577];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_2_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q108 =
|
|
entry_2_rl[528];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q108 =
|
|
entry_2_rl[544];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q108 =
|
|
entry_2_rl[560];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q108 =
|
|
entry_2_rl[576];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_2_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q109 =
|
|
entry_2_rl[527];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q109 =
|
|
entry_2_rl[543];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q109 =
|
|
entry_2_rl[559];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q109 =
|
|
entry_2_rl[575];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_2_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q110 =
|
|
entry_2_rl[526];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q110 =
|
|
entry_2_rl[542];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q110 =
|
|
entry_2_rl[558];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q110 =
|
|
entry_2_rl[574];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_2_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q111 =
|
|
entry_2_rl[525];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q111 =
|
|
entry_2_rl[541];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q111 =
|
|
entry_2_rl[557];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q111 =
|
|
entry_2_rl[573];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_2_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q112 =
|
|
entry_2_rl[524];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q112 =
|
|
entry_2_rl[540];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q112 =
|
|
entry_2_rl[556];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q112 =
|
|
entry_2_rl[572];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_2_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q113 =
|
|
entry_2_rl[523];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q113 =
|
|
entry_2_rl[539];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q113 =
|
|
entry_2_rl[555];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q113 =
|
|
entry_2_rl[571];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_2_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q114 =
|
|
entry_2_rl[522];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q114 =
|
|
entry_2_rl[538];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q114 =
|
|
entry_2_rl[554];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q114 =
|
|
entry_2_rl[570];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_2_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q115 =
|
|
entry_2_rl[521];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q115 =
|
|
entry_2_rl[537];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q115 =
|
|
entry_2_rl[553];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q115 =
|
|
entry_2_rl[569];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_2_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q116 =
|
|
entry_2_rl[520];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q116 =
|
|
entry_2_rl[536];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q116 =
|
|
entry_2_rl[552];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q116 =
|
|
entry_2_rl[568];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_2_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q117 =
|
|
entry_2_rl[519];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q117 =
|
|
entry_2_rl[535];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q117 =
|
|
entry_2_rl[551];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q117 =
|
|
entry_2_rl[567];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_2_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q118 =
|
|
entry_2_rl[518];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q118 =
|
|
entry_2_rl[534];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q118 =
|
|
entry_2_rl[550];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q118 =
|
|
entry_2_rl[566];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_2_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q119 =
|
|
entry_2_rl[517];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q119 =
|
|
entry_2_rl[533];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q119 =
|
|
entry_2_rl[549];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q119 =
|
|
entry_2_rl[565];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_2_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q120 =
|
|
entry_2_rl[516];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q120 =
|
|
entry_2_rl[532];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q120 =
|
|
entry_2_rl[548];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q120 =
|
|
entry_2_rl[564];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_3_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q121 =
|
|
entry_3_rl[531];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q121 =
|
|
entry_3_rl[547];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q121 =
|
|
entry_3_rl[563];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q121 =
|
|
entry_3_rl[579];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_3_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q122 =
|
|
entry_3_rl[530];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q122 =
|
|
entry_3_rl[546];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q122 =
|
|
entry_3_rl[562];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q122 =
|
|
entry_3_rl[578];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_3_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q123 =
|
|
entry_3_rl[529];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q123 =
|
|
entry_3_rl[545];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q123 =
|
|
entry_3_rl[561];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q123 =
|
|
entry_3_rl[577];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_3_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q124 =
|
|
entry_3_rl[528];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q124 =
|
|
entry_3_rl[544];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q124 =
|
|
entry_3_rl[560];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q124 =
|
|
entry_3_rl[576];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_3_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q125 =
|
|
entry_3_rl[527];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q125 =
|
|
entry_3_rl[543];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q125 =
|
|
entry_3_rl[559];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q125 =
|
|
entry_3_rl[575];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_3_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q126 =
|
|
entry_3_rl[526];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q126 =
|
|
entry_3_rl[542];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q126 =
|
|
entry_3_rl[558];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q126 =
|
|
entry_3_rl[574];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_3_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q127 =
|
|
entry_3_rl[525];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q127 =
|
|
entry_3_rl[541];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q127 =
|
|
entry_3_rl[557];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q127 =
|
|
entry_3_rl[573];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_3_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q128 =
|
|
entry_3_rl[524];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q128 =
|
|
entry_3_rl[540];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q128 =
|
|
entry_3_rl[556];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q128 =
|
|
entry_3_rl[572];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_3_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q129 =
|
|
entry_3_rl[523];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q129 =
|
|
entry_3_rl[539];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q129 =
|
|
entry_3_rl[555];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q129 =
|
|
entry_3_rl[571];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_3_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q130 =
|
|
entry_3_rl[522];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q130 =
|
|
entry_3_rl[538];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q130 =
|
|
entry_3_rl[554];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q130 =
|
|
entry_3_rl[570];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_3_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q131 =
|
|
entry_3_rl[521];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q131 =
|
|
entry_3_rl[537];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q131 =
|
|
entry_3_rl[553];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q131 =
|
|
entry_3_rl[569];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_3_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q132 =
|
|
entry_3_rl[520];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q132 =
|
|
entry_3_rl[536];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q132 =
|
|
entry_3_rl[552];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q132 =
|
|
entry_3_rl[568];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_3_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q133 =
|
|
entry_3_rl[519];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q133 =
|
|
entry_3_rl[535];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q133 =
|
|
entry_3_rl[551];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q133 =
|
|
entry_3_rl[567];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_3_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q134 =
|
|
entry_3_rl[518];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q134 =
|
|
entry_3_rl[534];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q134 =
|
|
entry_3_rl[550];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q134 =
|
|
entry_3_rl[566];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_3_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q135 =
|
|
entry_3_rl[517];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q135 =
|
|
entry_3_rl[533];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q135 =
|
|
entry_3_rl[549];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q135 =
|
|
entry_3_rl[565];
|
|
endcase
|
|
end
|
|
always@(noMatchLdQ_paddr or entry_3_rl)
|
|
begin
|
|
case (noMatchLdQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q136 =
|
|
entry_3_rl[516];
|
|
2'd1:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q136 =
|
|
entry_3_rl[532];
|
|
2'd2:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q136 =
|
|
entry_3_rl[548];
|
|
2'd3:
|
|
CASE_noMatchLdQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q136 =
|
|
entry_3_rl[564];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_0_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q137 =
|
|
entry_0_rl[531];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q137 =
|
|
entry_0_rl[547];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q137 =
|
|
entry_0_rl[563];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q137 =
|
|
entry_0_rl[579];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_0_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q138 =
|
|
entry_0_rl[530];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q138 =
|
|
entry_0_rl[546];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q138 =
|
|
entry_0_rl[562];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q138 =
|
|
entry_0_rl[578];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_0_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q139 =
|
|
entry_0_rl[529];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q139 =
|
|
entry_0_rl[545];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q139 =
|
|
entry_0_rl[561];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q139 =
|
|
entry_0_rl[577];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_0_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q140 =
|
|
entry_0_rl[528];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q140 =
|
|
entry_0_rl[544];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q140 =
|
|
entry_0_rl[560];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q140 =
|
|
entry_0_rl[576];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_0_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q141 =
|
|
entry_0_rl[527];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q141 =
|
|
entry_0_rl[543];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q141 =
|
|
entry_0_rl[559];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q141 =
|
|
entry_0_rl[575];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_0_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q142 =
|
|
entry_0_rl[526];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q142 =
|
|
entry_0_rl[542];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q142 =
|
|
entry_0_rl[558];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q142 =
|
|
entry_0_rl[574];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_0_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q143 =
|
|
entry_0_rl[525];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q143 =
|
|
entry_0_rl[541];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q143 =
|
|
entry_0_rl[557];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q143 =
|
|
entry_0_rl[573];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_0_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q144 =
|
|
entry_0_rl[524];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q144 =
|
|
entry_0_rl[540];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q144 =
|
|
entry_0_rl[556];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q144 =
|
|
entry_0_rl[572];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_0_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q145 =
|
|
entry_0_rl[523];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q145 =
|
|
entry_0_rl[539];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q145 =
|
|
entry_0_rl[555];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q145 =
|
|
entry_0_rl[571];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_0_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q146 =
|
|
entry_0_rl[522];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q146 =
|
|
entry_0_rl[538];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q146 =
|
|
entry_0_rl[554];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q146 =
|
|
entry_0_rl[570];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_0_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q147 =
|
|
entry_0_rl[521];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q147 =
|
|
entry_0_rl[537];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q147 =
|
|
entry_0_rl[553];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q147 =
|
|
entry_0_rl[569];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_0_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q148 =
|
|
entry_0_rl[520];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q148 =
|
|
entry_0_rl[536];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q148 =
|
|
entry_0_rl[552];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q148 =
|
|
entry_0_rl[568];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_0_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q149 =
|
|
entry_0_rl[519];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q149 =
|
|
entry_0_rl[535];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q149 =
|
|
entry_0_rl[551];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q149 =
|
|
entry_0_rl[567];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_0_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q150 =
|
|
entry_0_rl[518];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q150 =
|
|
entry_0_rl[534];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q150 =
|
|
entry_0_rl[550];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q150 =
|
|
entry_0_rl[566];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_0_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q151 =
|
|
entry_0_rl[517];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q151 =
|
|
entry_0_rl[533];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q151 =
|
|
entry_0_rl[549];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q151 =
|
|
entry_0_rl[565];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_0_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q152 =
|
|
entry_0_rl[516];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q152 =
|
|
entry_0_rl[532];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q152 =
|
|
entry_0_rl[548];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_0_rl_ETC__q152 =
|
|
entry_0_rl[564];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_1_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q153 =
|
|
entry_1_rl[531];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q153 =
|
|
entry_1_rl[547];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q153 =
|
|
entry_1_rl[563];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q153 =
|
|
entry_1_rl[579];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_1_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q154 =
|
|
entry_1_rl[530];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q154 =
|
|
entry_1_rl[546];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q154 =
|
|
entry_1_rl[562];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q154 =
|
|
entry_1_rl[578];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_1_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q155 =
|
|
entry_1_rl[529];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q155 =
|
|
entry_1_rl[545];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q155 =
|
|
entry_1_rl[561];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q155 =
|
|
entry_1_rl[577];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_1_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q156 =
|
|
entry_1_rl[528];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q156 =
|
|
entry_1_rl[544];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q156 =
|
|
entry_1_rl[560];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q156 =
|
|
entry_1_rl[576];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_1_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q157 =
|
|
entry_1_rl[527];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q157 =
|
|
entry_1_rl[543];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q157 =
|
|
entry_1_rl[559];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q157 =
|
|
entry_1_rl[575];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_1_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q158 =
|
|
entry_1_rl[526];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q158 =
|
|
entry_1_rl[542];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q158 =
|
|
entry_1_rl[558];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q158 =
|
|
entry_1_rl[574];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_1_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q159 =
|
|
entry_1_rl[525];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q159 =
|
|
entry_1_rl[541];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q159 =
|
|
entry_1_rl[557];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q159 =
|
|
entry_1_rl[573];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_1_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q160 =
|
|
entry_1_rl[524];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q160 =
|
|
entry_1_rl[540];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q160 =
|
|
entry_1_rl[556];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q160 =
|
|
entry_1_rl[572];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_1_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q161 =
|
|
entry_1_rl[523];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q161 =
|
|
entry_1_rl[539];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q161 =
|
|
entry_1_rl[555];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q161 =
|
|
entry_1_rl[571];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_1_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q162 =
|
|
entry_1_rl[522];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q162 =
|
|
entry_1_rl[538];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q162 =
|
|
entry_1_rl[554];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q162 =
|
|
entry_1_rl[570];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_1_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q163 =
|
|
entry_1_rl[521];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q163 =
|
|
entry_1_rl[537];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q163 =
|
|
entry_1_rl[553];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q163 =
|
|
entry_1_rl[569];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_1_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q164 =
|
|
entry_1_rl[520];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q164 =
|
|
entry_1_rl[536];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q164 =
|
|
entry_1_rl[552];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q164 =
|
|
entry_1_rl[568];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_1_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q165 =
|
|
entry_1_rl[519];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q165 =
|
|
entry_1_rl[535];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q165 =
|
|
entry_1_rl[551];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q165 =
|
|
entry_1_rl[567];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_1_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q166 =
|
|
entry_1_rl[518];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q166 =
|
|
entry_1_rl[534];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q166 =
|
|
entry_1_rl[550];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q166 =
|
|
entry_1_rl[566];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_1_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q167 =
|
|
entry_1_rl[517];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q167 =
|
|
entry_1_rl[533];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q167 =
|
|
entry_1_rl[549];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q167 =
|
|
entry_1_rl[565];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_1_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q168 =
|
|
entry_1_rl[516];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q168 =
|
|
entry_1_rl[532];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q168 =
|
|
entry_1_rl[548];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_1_rl_ETC__q168 =
|
|
entry_1_rl[564];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_2_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q169 =
|
|
entry_2_rl[531];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q169 =
|
|
entry_2_rl[547];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q169 =
|
|
entry_2_rl[563];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q169 =
|
|
entry_2_rl[579];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_2_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q170 =
|
|
entry_2_rl[530];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q170 =
|
|
entry_2_rl[546];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q170 =
|
|
entry_2_rl[562];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q170 =
|
|
entry_2_rl[578];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_2_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q171 =
|
|
entry_2_rl[529];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q171 =
|
|
entry_2_rl[545];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q171 =
|
|
entry_2_rl[561];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q171 =
|
|
entry_2_rl[577];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_2_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q172 =
|
|
entry_2_rl[528];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q172 =
|
|
entry_2_rl[544];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q172 =
|
|
entry_2_rl[560];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q172 =
|
|
entry_2_rl[576];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_2_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q173 =
|
|
entry_2_rl[527];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q173 =
|
|
entry_2_rl[543];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q173 =
|
|
entry_2_rl[559];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q173 =
|
|
entry_2_rl[575];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_2_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q174 =
|
|
entry_2_rl[526];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q174 =
|
|
entry_2_rl[542];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q174 =
|
|
entry_2_rl[558];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q174 =
|
|
entry_2_rl[574];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_2_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q175 =
|
|
entry_2_rl[525];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q175 =
|
|
entry_2_rl[541];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q175 =
|
|
entry_2_rl[557];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q175 =
|
|
entry_2_rl[573];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_2_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q176 =
|
|
entry_2_rl[524];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q176 =
|
|
entry_2_rl[540];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q176 =
|
|
entry_2_rl[556];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q176 =
|
|
entry_2_rl[572];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_2_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q177 =
|
|
entry_2_rl[523];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q177 =
|
|
entry_2_rl[539];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q177 =
|
|
entry_2_rl[555];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q177 =
|
|
entry_2_rl[571];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_2_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q178 =
|
|
entry_2_rl[522];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q178 =
|
|
entry_2_rl[538];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q178 =
|
|
entry_2_rl[554];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q178 =
|
|
entry_2_rl[570];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_2_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q179 =
|
|
entry_2_rl[521];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q179 =
|
|
entry_2_rl[537];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q179 =
|
|
entry_2_rl[553];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q179 =
|
|
entry_2_rl[569];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_2_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q180 =
|
|
entry_2_rl[520];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q180 =
|
|
entry_2_rl[536];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q180 =
|
|
entry_2_rl[552];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q180 =
|
|
entry_2_rl[568];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_2_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q181 =
|
|
entry_2_rl[519];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q181 =
|
|
entry_2_rl[535];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q181 =
|
|
entry_2_rl[551];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q181 =
|
|
entry_2_rl[567];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_2_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q182 =
|
|
entry_2_rl[518];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q182 =
|
|
entry_2_rl[534];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q182 =
|
|
entry_2_rl[550];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q182 =
|
|
entry_2_rl[566];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_2_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q183 =
|
|
entry_2_rl[517];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q183 =
|
|
entry_2_rl[533];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q183 =
|
|
entry_2_rl[549];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q183 =
|
|
entry_2_rl[565];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_2_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q184 =
|
|
entry_2_rl[516];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q184 =
|
|
entry_2_rl[532];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q184 =
|
|
entry_2_rl[548];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_2_rl_ETC__q184 =
|
|
entry_2_rl[564];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_3_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q185 =
|
|
entry_3_rl[531];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q185 =
|
|
entry_3_rl[547];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q185 =
|
|
entry_3_rl[563];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q185 =
|
|
entry_3_rl[579];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_3_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q186 =
|
|
entry_3_rl[530];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q186 =
|
|
entry_3_rl[546];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q186 =
|
|
entry_3_rl[562];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q186 =
|
|
entry_3_rl[578];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_3_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q187 =
|
|
entry_3_rl[529];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q187 =
|
|
entry_3_rl[545];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q187 =
|
|
entry_3_rl[561];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q187 =
|
|
entry_3_rl[577];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_3_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q188 =
|
|
entry_3_rl[528];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q188 =
|
|
entry_3_rl[544];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q188 =
|
|
entry_3_rl[560];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q188 =
|
|
entry_3_rl[576];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_3_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q189 =
|
|
entry_3_rl[527];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q189 =
|
|
entry_3_rl[543];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q189 =
|
|
entry_3_rl[559];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q189 =
|
|
entry_3_rl[575];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_3_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q190 =
|
|
entry_3_rl[526];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q190 =
|
|
entry_3_rl[542];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q190 =
|
|
entry_3_rl[558];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q190 =
|
|
entry_3_rl[574];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_3_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q191 =
|
|
entry_3_rl[525];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q191 =
|
|
entry_3_rl[541];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q191 =
|
|
entry_3_rl[557];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q191 =
|
|
entry_3_rl[573];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_3_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q192 =
|
|
entry_3_rl[524];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q192 =
|
|
entry_3_rl[540];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q192 =
|
|
entry_3_rl[556];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q192 =
|
|
entry_3_rl[572];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_3_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q193 =
|
|
entry_3_rl[523];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q193 =
|
|
entry_3_rl[539];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q193 =
|
|
entry_3_rl[555];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q193 =
|
|
entry_3_rl[571];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_3_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q194 =
|
|
entry_3_rl[522];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q194 =
|
|
entry_3_rl[538];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q194 =
|
|
entry_3_rl[554];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q194 =
|
|
entry_3_rl[570];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_3_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q195 =
|
|
entry_3_rl[521];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q195 =
|
|
entry_3_rl[537];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q195 =
|
|
entry_3_rl[553];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q195 =
|
|
entry_3_rl[569];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_3_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q196 =
|
|
entry_3_rl[520];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q196 =
|
|
entry_3_rl[536];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q196 =
|
|
entry_3_rl[552];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q196 =
|
|
entry_3_rl[568];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_3_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q197 =
|
|
entry_3_rl[519];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q197 =
|
|
entry_3_rl[535];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q197 =
|
|
entry_3_rl[551];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q197 =
|
|
entry_3_rl[567];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_3_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q198 =
|
|
entry_3_rl[518];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q198 =
|
|
entry_3_rl[534];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q198 =
|
|
entry_3_rl[550];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q198 =
|
|
entry_3_rl[566];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_3_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q199 =
|
|
entry_3_rl[517];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q199 =
|
|
entry_3_rl[533];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q199 =
|
|
entry_3_rl[549];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q199 =
|
|
entry_3_rl[565];
|
|
endcase
|
|
end
|
|
always@(noMatchStQ_paddr or entry_3_rl)
|
|
begin
|
|
case (noMatchStQ_paddr[5:4])
|
|
2'd0:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q200 =
|
|
entry_3_rl[516];
|
|
2'd1:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q200 =
|
|
entry_3_rl[532];
|
|
2'd2:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q200 =
|
|
entry_3_rl[548];
|
|
2'd3:
|
|
CASE_noMatchStQ_paddr_BITS_5_TO_4_0_entry_3_rl_ETC__q200 =
|
|
entry_3_rl[564];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1163 =
|
|
entry_0_rl[513];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1163 =
|
|
entry_1_rl[513];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1163 =
|
|
entry_2_rl[513];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1163 =
|
|
entry_3_rl[513];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1178 =
|
|
entry_0_rl[512];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1178 =
|
|
entry_1_rl[512];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1178 =
|
|
entry_2_rl[512];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1178 =
|
|
entry_3_rl[512];
|
|
endcase
|
|
end
|
|
always@(enq_be or
|
|
enq_paddr or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1132 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1147 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1163 or
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1178 or
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_3_35_THEN_enq_d_ETC___d1180)
|
|
begin
|
|
case (enq_be)
|
|
16'd0:
|
|
IF_enq_be_EQ_65535_117_THEN_IF_enq_paddr_BITS__ETC___d1195 =
|
|
{ SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1132,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1147,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1163,
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1178 };
|
|
16'd65535:
|
|
IF_enq_be_EQ_65535_117_THEN_IF_enq_paddr_BITS__ETC___d1195 =
|
|
IF_enq_paddr_BITS_5_TO_4_34_EQ_3_35_THEN_enq_d_ETC___d1180;
|
|
default: IF_enq_be_EQ_65535_117_THEN_IF_enq_paddr_BITS__ETC___d1195 =
|
|
{ enq_paddr[5:4] != 2'd3 &&
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1132,
|
|
enq_paddr[5:4] != 2'd2 &&
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1147,
|
|
enq_paddr[5:4] != 2'd1 &&
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1163,
|
|
enq_paddr[5:4] != 2'd0 &&
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1178 };
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1391 =
|
|
entry_0_rl[319:256];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1391 =
|
|
entry_1_rl[319:256];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1391 =
|
|
entry_2_rl[319:256];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1391 =
|
|
entry_3_rl[319:256];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1397 =
|
|
entry_0_rl[191:128];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1397 =
|
|
entry_1_rl[191:128];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1397 =
|
|
entry_2_rl[191:128];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1397 =
|
|
entry_3_rl[191:128];
|
|
endcase
|
|
end
|
|
always@(enq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1404 =
|
|
entry_0_rl[63:0];
|
|
2'd1:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1404 =
|
|
entry_1_rl[63:0];
|
|
2'd2:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1404 =
|
|
entry_2_rl[63:0];
|
|
2'd3:
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d1404 =
|
|
entry_3_rl[63:0];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_513_151_entry_1_rl_2_BI_ETC___d1835 =
|
|
entry_0_rl[513];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_513_151_entry_1_rl_2_BI_ETC___d1835 =
|
|
entry_1_rl[513];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_513_151_entry_1_rl_2_BI_ETC___d1835 =
|
|
entry_2_rl[513];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_513_151_entry_1_rl_2_BI_ETC___d1835 =
|
|
entry_3_rl[513];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_512_166_entry_1_rl_2_BI_ETC___d1836 =
|
|
entry_0_rl[512];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_512_166_entry_1_rl_2_BI_ETC___d1836 =
|
|
entry_1_rl[512];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_512_166_entry_1_rl_2_BI_ETC___d1836 =
|
|
entry_2_rl[512];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_512_166_entry_1_rl_2_BI_ETC___d1836 =
|
|
entry_3_rl[512];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_566_39_entry_1_rl_2_BIT_ETC___d1756 =
|
|
entry_0_rl[566];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_566_39_entry_1_rl_2_BIT_ETC___d1756 =
|
|
entry_1_rl[566];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_566_39_entry_1_rl_2_BIT_ETC___d1756 =
|
|
entry_2_rl[566];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_566_39_entry_1_rl_2_BIT_ETC___d1756 =
|
|
entry_3_rl[566];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_565_97_entry_1_rl_2_BIT_ETC___d1757 =
|
|
entry_0_rl[565];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_565_97_entry_1_rl_2_BIT_ETC___d1757 =
|
|
entry_1_rl[565];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_565_97_entry_1_rl_2_BIT_ETC___d1757 =
|
|
entry_2_rl[565];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_565_97_entry_1_rl_2_BIT_ETC___d1757 =
|
|
entry_3_rl[565];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_564_058_entry_1_rl_2_BI_ETC___d1759 =
|
|
entry_0_rl[564];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_564_058_entry_1_rl_2_BI_ETC___d1759 =
|
|
entry_1_rl[564];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_564_058_entry_1_rl_2_BI_ETC___d1759 =
|
|
entry_2_rl[564];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_564_058_entry_1_rl_2_BI_ETC___d1759 =
|
|
entry_3_rl[564];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_563_65_entry_1_rl_2_BIT_ETC___d1760 =
|
|
entry_0_rl[563];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_563_65_entry_1_rl_2_BIT_ETC___d1760 =
|
|
entry_1_rl[563];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_563_65_entry_1_rl_2_BIT_ETC___d1760 =
|
|
entry_2_rl[563];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_563_65_entry_1_rl_2_BIT_ETC___d1760 =
|
|
entry_3_rl[563];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_562_23_entry_1_rl_2_BIT_ETC___d1762 =
|
|
entry_0_rl[562];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_562_23_entry_1_rl_2_BIT_ETC___d1762 =
|
|
entry_1_rl[562];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_562_23_entry_1_rl_2_BIT_ETC___d1762 =
|
|
entry_2_rl[562];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_562_23_entry_1_rl_2_BIT_ETC___d1762 =
|
|
entry_3_rl[562];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_561_81_entry_1_rl_2_BIT_ETC___d1763 =
|
|
entry_0_rl[561];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_561_81_entry_1_rl_2_BIT_ETC___d1763 =
|
|
entry_1_rl[561];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_561_81_entry_1_rl_2_BIT_ETC___d1763 =
|
|
entry_2_rl[561];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_561_81_entry_1_rl_2_BIT_ETC___d1763 =
|
|
entry_3_rl[561];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_560_40_entry_1_rl_2_BIT_ETC___d1765 =
|
|
entry_0_rl[560];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_560_40_entry_1_rl_2_BIT_ETC___d1765 =
|
|
entry_1_rl[560];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_560_40_entry_1_rl_2_BIT_ETC___d1765 =
|
|
entry_2_rl[560];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_560_40_entry_1_rl_2_BIT_ETC___d1765 =
|
|
entry_3_rl[560];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_559_98_entry_1_rl_2_BIT_ETC___d1766 =
|
|
entry_0_rl[559];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_559_98_entry_1_rl_2_BIT_ETC___d1766 =
|
|
entry_1_rl[559];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_559_98_entry_1_rl_2_BIT_ETC___d1766 =
|
|
entry_2_rl[559];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_559_98_entry_1_rl_2_BIT_ETC___d1766 =
|
|
entry_3_rl[559];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_558_57_entry_1_rl_2_BIT_ETC___d1768 =
|
|
entry_0_rl[558];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_558_57_entry_1_rl_2_BIT_ETC___d1768 =
|
|
entry_1_rl[558];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_558_57_entry_1_rl_2_BIT_ETC___d1768 =
|
|
entry_2_rl[558];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_558_57_entry_1_rl_2_BIT_ETC___d1768 =
|
|
entry_3_rl[558];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_557_15_entry_1_rl_2_BIT_ETC___d1769 =
|
|
entry_0_rl[557];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_557_15_entry_1_rl_2_BIT_ETC___d1769 =
|
|
entry_1_rl[557];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_557_15_entry_1_rl_2_BIT_ETC___d1769 =
|
|
entry_2_rl[557];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_557_15_entry_1_rl_2_BIT_ETC___d1769 =
|
|
entry_3_rl[557];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_556_74_entry_1_rl_2_BIT_ETC___d1771 =
|
|
entry_0_rl[556];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_556_74_entry_1_rl_2_BIT_ETC___d1771 =
|
|
entry_1_rl[556];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_556_74_entry_1_rl_2_BIT_ETC___d1771 =
|
|
entry_2_rl[556];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_556_74_entry_1_rl_2_BIT_ETC___d1771 =
|
|
entry_3_rl[556];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_555_32_entry_1_rl_2_BIT_ETC___d1772 =
|
|
entry_0_rl[555];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_555_32_entry_1_rl_2_BIT_ETC___d1772 =
|
|
entry_1_rl[555];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_555_32_entry_1_rl_2_BIT_ETC___d1772 =
|
|
entry_2_rl[555];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_555_32_entry_1_rl_2_BIT_ETC___d1772 =
|
|
entry_3_rl[555];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_554_91_entry_1_rl_2_BIT_ETC___d1774 =
|
|
entry_0_rl[554];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_554_91_entry_1_rl_2_BIT_ETC___d1774 =
|
|
entry_1_rl[554];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_554_91_entry_1_rl_2_BIT_ETC___d1774 =
|
|
entry_2_rl[554];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_554_91_entry_1_rl_2_BIT_ETC___d1774 =
|
|
entry_3_rl[554];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_553_49_entry_1_rl_2_BIT_ETC___d1775 =
|
|
entry_0_rl[553];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_553_49_entry_1_rl_2_BIT_ETC___d1775 =
|
|
entry_1_rl[553];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_553_49_entry_1_rl_2_BIT_ETC___d1775 =
|
|
entry_2_rl[553];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_553_49_entry_1_rl_2_BIT_ETC___d1775 =
|
|
entry_3_rl[553];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_552_08_entry_1_rl_2_BIT_ETC___d1777 =
|
|
entry_0_rl[552];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_552_08_entry_1_rl_2_BIT_ETC___d1777 =
|
|
entry_1_rl[552];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_552_08_entry_1_rl_2_BIT_ETC___d1777 =
|
|
entry_2_rl[552];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_552_08_entry_1_rl_2_BIT_ETC___d1777 =
|
|
entry_3_rl[552];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_551_66_entry_1_rl_2_BIT_ETC___d1778 =
|
|
entry_0_rl[551];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_551_66_entry_1_rl_2_BIT_ETC___d1778 =
|
|
entry_1_rl[551];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_551_66_entry_1_rl_2_BIT_ETC___d1778 =
|
|
entry_2_rl[551];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_551_66_entry_1_rl_2_BIT_ETC___d1778 =
|
|
entry_3_rl[551];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_550_25_entry_1_rl_2_BIT_ETC___d1780 =
|
|
entry_0_rl[550];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_550_25_entry_1_rl_2_BIT_ETC___d1780 =
|
|
entry_1_rl[550];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_550_25_entry_1_rl_2_BIT_ETC___d1780 =
|
|
entry_2_rl[550];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_550_25_entry_1_rl_2_BIT_ETC___d1780 =
|
|
entry_3_rl[550];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_549_83_entry_1_rl_2_BIT_ETC___d1781 =
|
|
entry_0_rl[549];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_549_83_entry_1_rl_2_BIT_ETC___d1781 =
|
|
entry_1_rl[549];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_549_83_entry_1_rl_2_BIT_ETC___d1781 =
|
|
entry_2_rl[549];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_549_83_entry_1_rl_2_BIT_ETC___d1781 =
|
|
entry_3_rl[549];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_548_044_entry_1_rl_2_BI_ETC___d1783 =
|
|
entry_0_rl[548];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_548_044_entry_1_rl_2_BI_ETC___d1783 =
|
|
entry_1_rl[548];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_548_044_entry_1_rl_2_BI_ETC___d1783 =
|
|
entry_2_rl[548];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_548_044_entry_1_rl_2_BI_ETC___d1783 =
|
|
entry_3_rl[548];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_547_51_entry_1_rl_2_BIT_ETC___d1784 =
|
|
entry_0_rl[547];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_547_51_entry_1_rl_2_BIT_ETC___d1784 =
|
|
entry_1_rl[547];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_547_51_entry_1_rl_2_BIT_ETC___d1784 =
|
|
entry_2_rl[547];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_547_51_entry_1_rl_2_BIT_ETC___d1784 =
|
|
entry_3_rl[547];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_546_09_entry_1_rl_2_BIT_ETC___d1786 =
|
|
entry_0_rl[546];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_546_09_entry_1_rl_2_BIT_ETC___d1786 =
|
|
entry_1_rl[546];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_546_09_entry_1_rl_2_BIT_ETC___d1786 =
|
|
entry_2_rl[546];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_546_09_entry_1_rl_2_BIT_ETC___d1786 =
|
|
entry_3_rl[546];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_545_67_entry_1_rl_2_BIT_ETC___d1787 =
|
|
entry_0_rl[545];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_545_67_entry_1_rl_2_BIT_ETC___d1787 =
|
|
entry_1_rl[545];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_545_67_entry_1_rl_2_BIT_ETC___d1787 =
|
|
entry_2_rl[545];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_545_67_entry_1_rl_2_BIT_ETC___d1787 =
|
|
entry_3_rl[545];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_544_26_entry_1_rl_2_BIT_ETC___d1789 =
|
|
entry_0_rl[544];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_544_26_entry_1_rl_2_BIT_ETC___d1789 =
|
|
entry_1_rl[544];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_544_26_entry_1_rl_2_BIT_ETC___d1789 =
|
|
entry_2_rl[544];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_544_26_entry_1_rl_2_BIT_ETC___d1789 =
|
|
entry_3_rl[544];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_543_84_entry_1_rl_2_BIT_ETC___d1790 =
|
|
entry_0_rl[543];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_543_84_entry_1_rl_2_BIT_ETC___d1790 =
|
|
entry_1_rl[543];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_543_84_entry_1_rl_2_BIT_ETC___d1790 =
|
|
entry_2_rl[543];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_543_84_entry_1_rl_2_BIT_ETC___d1790 =
|
|
entry_3_rl[543];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_542_43_entry_1_rl_2_BIT_ETC___d1792 =
|
|
entry_0_rl[542];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_542_43_entry_1_rl_2_BIT_ETC___d1792 =
|
|
entry_1_rl[542];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_542_43_entry_1_rl_2_BIT_ETC___d1792 =
|
|
entry_2_rl[542];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_542_43_entry_1_rl_2_BIT_ETC___d1792 =
|
|
entry_3_rl[542];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_541_01_entry_1_rl_2_BIT_ETC___d1793 =
|
|
entry_0_rl[541];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_541_01_entry_1_rl_2_BIT_ETC___d1793 =
|
|
entry_1_rl[541];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_541_01_entry_1_rl_2_BIT_ETC___d1793 =
|
|
entry_2_rl[541];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_541_01_entry_1_rl_2_BIT_ETC___d1793 =
|
|
entry_3_rl[541];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_540_60_entry_1_rl_2_BIT_ETC___d1795 =
|
|
entry_0_rl[540];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_540_60_entry_1_rl_2_BIT_ETC___d1795 =
|
|
entry_1_rl[540];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_540_60_entry_1_rl_2_BIT_ETC___d1795 =
|
|
entry_2_rl[540];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_540_60_entry_1_rl_2_BIT_ETC___d1795 =
|
|
entry_3_rl[540];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_539_18_entry_1_rl_2_BIT_ETC___d1796 =
|
|
entry_0_rl[539];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_539_18_entry_1_rl_2_BIT_ETC___d1796 =
|
|
entry_1_rl[539];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_539_18_entry_1_rl_2_BIT_ETC___d1796 =
|
|
entry_2_rl[539];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_539_18_entry_1_rl_2_BIT_ETC___d1796 =
|
|
entry_3_rl[539];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_538_77_entry_1_rl_2_BIT_ETC___d1798 =
|
|
entry_0_rl[538];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_538_77_entry_1_rl_2_BIT_ETC___d1798 =
|
|
entry_1_rl[538];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_538_77_entry_1_rl_2_BIT_ETC___d1798 =
|
|
entry_2_rl[538];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_538_77_entry_1_rl_2_BIT_ETC___d1798 =
|
|
entry_3_rl[538];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_537_35_entry_1_rl_2_BIT_ETC___d1799 =
|
|
entry_0_rl[537];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_537_35_entry_1_rl_2_BIT_ETC___d1799 =
|
|
entry_1_rl[537];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_537_35_entry_1_rl_2_BIT_ETC___d1799 =
|
|
entry_2_rl[537];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_537_35_entry_1_rl_2_BIT_ETC___d1799 =
|
|
entry_3_rl[537];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_536_94_entry_1_rl_2_BIT_ETC___d1801 =
|
|
entry_0_rl[536];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_536_94_entry_1_rl_2_BIT_ETC___d1801 =
|
|
entry_1_rl[536];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_536_94_entry_1_rl_2_BIT_ETC___d1801 =
|
|
entry_2_rl[536];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_536_94_entry_1_rl_2_BIT_ETC___d1801 =
|
|
entry_3_rl[536];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_535_52_entry_1_rl_2_BIT_ETC___d1802 =
|
|
entry_0_rl[535];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_535_52_entry_1_rl_2_BIT_ETC___d1802 =
|
|
entry_1_rl[535];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_535_52_entry_1_rl_2_BIT_ETC___d1802 =
|
|
entry_2_rl[535];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_535_52_entry_1_rl_2_BIT_ETC___d1802 =
|
|
entry_3_rl[535];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_534_11_entry_1_rl_2_BIT_ETC___d1804 =
|
|
entry_0_rl[534];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_534_11_entry_1_rl_2_BIT_ETC___d1804 =
|
|
entry_1_rl[534];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_534_11_entry_1_rl_2_BIT_ETC___d1804 =
|
|
entry_2_rl[534];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_534_11_entry_1_rl_2_BIT_ETC___d1804 =
|
|
entry_3_rl[534];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_532_030_entry_1_rl_2_BI_ETC___d1807 =
|
|
entry_0_rl[532];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_532_030_entry_1_rl_2_BI_ETC___d1807 =
|
|
entry_1_rl[532];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_532_030_entry_1_rl_2_BI_ETC___d1807 =
|
|
entry_2_rl[532];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_532_030_entry_1_rl_2_BI_ETC___d1807 =
|
|
entry_3_rl[532];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_533_69_entry_1_rl_2_BIT_ETC___d1805 =
|
|
entry_0_rl[533];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_533_69_entry_1_rl_2_BIT_ETC___d1805 =
|
|
entry_1_rl[533];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_533_69_entry_1_rl_2_BIT_ETC___d1805 =
|
|
entry_2_rl[533];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_533_69_entry_1_rl_2_BIT_ETC___d1805 =
|
|
entry_3_rl[533];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_531_37_entry_1_rl_2_BIT_ETC___d1808 =
|
|
entry_0_rl[531];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_531_37_entry_1_rl_2_BIT_ETC___d1808 =
|
|
entry_1_rl[531];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_531_37_entry_1_rl_2_BIT_ETC___d1808 =
|
|
entry_2_rl[531];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_531_37_entry_1_rl_2_BIT_ETC___d1808 =
|
|
entry_3_rl[531];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_530_95_entry_1_rl_2_BIT_ETC___d1810 =
|
|
entry_0_rl[530];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_530_95_entry_1_rl_2_BIT_ETC___d1810 =
|
|
entry_1_rl[530];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_530_95_entry_1_rl_2_BIT_ETC___d1810 =
|
|
entry_2_rl[530];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_530_95_entry_1_rl_2_BIT_ETC___d1810 =
|
|
entry_3_rl[530];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_529_53_entry_1_rl_2_BIT_ETC___d1811 =
|
|
entry_0_rl[529];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_529_53_entry_1_rl_2_BIT_ETC___d1811 =
|
|
entry_1_rl[529];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_529_53_entry_1_rl_2_BIT_ETC___d1811 =
|
|
entry_2_rl[529];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_529_53_entry_1_rl_2_BIT_ETC___d1811 =
|
|
entry_3_rl[529];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_528_12_entry_1_rl_2_BIT_ETC___d1813 =
|
|
entry_0_rl[528];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_528_12_entry_1_rl_2_BIT_ETC___d1813 =
|
|
entry_1_rl[528];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_528_12_entry_1_rl_2_BIT_ETC___d1813 =
|
|
entry_2_rl[528];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_528_12_entry_1_rl_2_BIT_ETC___d1813 =
|
|
entry_3_rl[528];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_527_70_entry_1_rl_2_BIT_ETC___d1814 =
|
|
entry_0_rl[527];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_527_70_entry_1_rl_2_BIT_ETC___d1814 =
|
|
entry_1_rl[527];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_527_70_entry_1_rl_2_BIT_ETC___d1814 =
|
|
entry_2_rl[527];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_527_70_entry_1_rl_2_BIT_ETC___d1814 =
|
|
entry_3_rl[527];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_526_29_entry_1_rl_2_BIT_ETC___d1816 =
|
|
entry_0_rl[526];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_526_29_entry_1_rl_2_BIT_ETC___d1816 =
|
|
entry_1_rl[526];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_526_29_entry_1_rl_2_BIT_ETC___d1816 =
|
|
entry_2_rl[526];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_526_29_entry_1_rl_2_BIT_ETC___d1816 =
|
|
entry_3_rl[526];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_525_87_entry_1_rl_2_BIT_ETC___d1817 =
|
|
entry_0_rl[525];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_525_87_entry_1_rl_2_BIT_ETC___d1817 =
|
|
entry_1_rl[525];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_525_87_entry_1_rl_2_BIT_ETC___d1817 =
|
|
entry_2_rl[525];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_525_87_entry_1_rl_2_BIT_ETC___d1817 =
|
|
entry_3_rl[525];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_524_46_entry_1_rl_2_BIT_ETC___d1819 =
|
|
entry_0_rl[524];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_524_46_entry_1_rl_2_BIT_ETC___d1819 =
|
|
entry_1_rl[524];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_524_46_entry_1_rl_2_BIT_ETC___d1819 =
|
|
entry_2_rl[524];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_524_46_entry_1_rl_2_BIT_ETC___d1819 =
|
|
entry_3_rl[524];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_523_04_entry_1_rl_2_BIT_ETC___d1820 =
|
|
entry_0_rl[523];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_523_04_entry_1_rl_2_BIT_ETC___d1820 =
|
|
entry_1_rl[523];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_523_04_entry_1_rl_2_BIT_ETC___d1820 =
|
|
entry_2_rl[523];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_523_04_entry_1_rl_2_BIT_ETC___d1820 =
|
|
entry_3_rl[523];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_522_63_entry_1_rl_2_BIT_ETC___d1822 =
|
|
entry_0_rl[522];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_522_63_entry_1_rl_2_BIT_ETC___d1822 =
|
|
entry_1_rl[522];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_522_63_entry_1_rl_2_BIT_ETC___d1822 =
|
|
entry_2_rl[522];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_522_63_entry_1_rl_2_BIT_ETC___d1822 =
|
|
entry_3_rl[522];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_521_21_entry_1_rl_2_BIT_ETC___d1823 =
|
|
entry_0_rl[521];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_521_21_entry_1_rl_2_BIT_ETC___d1823 =
|
|
entry_1_rl[521];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_521_21_entry_1_rl_2_BIT_ETC___d1823 =
|
|
entry_2_rl[521];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_521_21_entry_1_rl_2_BIT_ETC___d1823 =
|
|
entry_3_rl[521];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_520_80_entry_1_rl_2_BIT_ETC___d1825 =
|
|
entry_0_rl[520];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_520_80_entry_1_rl_2_BIT_ETC___d1825 =
|
|
entry_1_rl[520];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_520_80_entry_1_rl_2_BIT_ETC___d1825 =
|
|
entry_2_rl[520];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_520_80_entry_1_rl_2_BIT_ETC___d1825 =
|
|
entry_3_rl[520];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_519_38_entry_1_rl_2_BIT_ETC___d1826 =
|
|
entry_0_rl[519];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_519_38_entry_1_rl_2_BIT_ETC___d1826 =
|
|
entry_1_rl[519];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_519_38_entry_1_rl_2_BIT_ETC___d1826 =
|
|
entry_2_rl[519];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_519_38_entry_1_rl_2_BIT_ETC___d1826 =
|
|
entry_3_rl[519];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_518_97_entry_1_rl_2_BIT_ETC___d1828 =
|
|
entry_0_rl[518];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_518_97_entry_1_rl_2_BIT_ETC___d1828 =
|
|
entry_1_rl[518];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_518_97_entry_1_rl_2_BIT_ETC___d1828 =
|
|
entry_2_rl[518];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_518_97_entry_1_rl_2_BIT_ETC___d1828 =
|
|
entry_3_rl[518];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_517_55_entry_1_rl_2_BIT_ETC___d1829 =
|
|
entry_0_rl[517];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_517_55_entry_1_rl_2_BIT_ETC___d1829 =
|
|
entry_1_rl[517];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_517_55_entry_1_rl_2_BIT_ETC___d1829 =
|
|
entry_2_rl[517];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_517_55_entry_1_rl_2_BIT_ETC___d1829 =
|
|
entry_3_rl[517];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_517_55_entry_1_rl_2_BIT_ETC___d1701 =
|
|
entry_0_rl[517];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_517_55_entry_1_rl_2_BIT_ETC___d1701 =
|
|
entry_1_rl[517];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_517_55_entry_1_rl_2_BIT_ETC___d1701 =
|
|
entry_2_rl[517];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_517_55_entry_1_rl_2_BIT_ETC___d1701 =
|
|
entry_3_rl[517];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_516_016_entry_1_rl_2_BI_ETC___d1703 =
|
|
entry_0_rl[516];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_516_016_entry_1_rl_2_BI_ETC___d1703 =
|
|
entry_1_rl[516];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_516_016_entry_1_rl_2_BI_ETC___d1703 =
|
|
entry_2_rl[516];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_516_016_entry_1_rl_2_BI_ETC___d1703 =
|
|
entry_3_rl[516];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BITS_319_TO_256_298_entry_1_ETC___d1722 =
|
|
entry_0_rl[319:256];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BITS_319_TO_256_298_entry_1_ETC___d1722 =
|
|
entry_1_rl[319:256];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BITS_319_TO_256_298_entry_1_ETC___d1722 =
|
|
entry_2_rl[319:256];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BITS_319_TO_256_298_entry_1_ETC___d1722 =
|
|
entry_3_rl[319:256];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BITS_63_TO_0_292_entry_1_rl_ETC___d1732 =
|
|
entry_0_rl[63:0];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BITS_63_TO_0_292_entry_1_rl_ETC___d1732 =
|
|
entry_1_rl[63:0];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BITS_63_TO_0_292_entry_1_rl_ETC___d1732 =
|
|
entry_2_rl[63:0];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BITS_63_TO_0_292_entry_1_rl_ETC___d1732 =
|
|
entry_3_rl[63:0];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BITS_191_TO_128_295_entry_1_ETC___d1844 =
|
|
entry_0_rl[191:128];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BITS_191_TO_128_295_entry_1_ETC___d1844 =
|
|
entry_1_rl[191:128];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BITS_191_TO_128_295_entry_1_ETC___d1844 =
|
|
entry_2_rl[191:128];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BITS_191_TO_128_295_entry_1_ETC___d1844 =
|
|
entry_3_rl[191:128];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_0_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q201 =
|
|
entry_0_rl[512];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q201 =
|
|
entry_0_rl[513];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q201 =
|
|
entry_0_rl[514];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q201 =
|
|
entry_0_rl[515];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_1_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q202 =
|
|
entry_1_rl[512];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q202 =
|
|
entry_1_rl[513];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q202 =
|
|
entry_1_rl[514];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q202 =
|
|
entry_1_rl[515];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_2_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q203 =
|
|
entry_2_rl[512];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q203 =
|
|
entry_2_rl[513];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q203 =
|
|
entry_2_rl[514];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q203 =
|
|
entry_2_rl[515];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_3_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q204 =
|
|
entry_3_rl[512];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q204 =
|
|
entry_3_rl[513];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q204 =
|
|
entry_3_rl[514];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q204 =
|
|
entry_3_rl[515];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q201 or
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q202 or
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q203 or
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q204)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_512_166_entry_0_ETC___d2183 =
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q201;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_512_166_entry_0_ETC___d2183 =
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q202;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_512_166_entry_0_ETC___d2183 =
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q203;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BIT_512_166_entry_0_ETC___d2183 =
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q204;
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_0_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q205 =
|
|
entry_0_rl[127:64];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q205 =
|
|
entry_0_rl[255:192];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q205 =
|
|
entry_0_rl[383:320];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q205 =
|
|
entry_0_rl[511:448];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_1_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q206 =
|
|
entry_1_rl[127:64];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q206 =
|
|
entry_1_rl[255:192];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q206 =
|
|
entry_1_rl[383:320];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q206 =
|
|
entry_1_rl[511:448];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_2_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q207 =
|
|
entry_2_rl[127:64];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q207 =
|
|
entry_2_rl[255:192];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q207 =
|
|
entry_2_rl[383:320];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q207 =
|
|
entry_2_rl[511:448];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_3_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q208 =
|
|
entry_3_rl[127:64];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q208 =
|
|
entry_3_rl[255:192];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q208 =
|
|
entry_3_rl[383:320];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q208 =
|
|
entry_3_rl[511:448];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q205 or
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q206 or
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q207 or
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q208)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BITS_127_TO_64_199__ETC___d2193 =
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q205;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BITS_127_TO_64_199__ETC___d2193 =
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q206;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BITS_127_TO_64_199__ETC___d2193 =
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q207;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BITS_127_TO_64_199__ETC___d2193 =
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q208;
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_0_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q209 =
|
|
entry_0_rl[63:0];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q209 =
|
|
entry_0_rl[191:128];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q209 =
|
|
entry_0_rl[319:256];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q209 =
|
|
entry_0_rl[447:384];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_1_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q210 =
|
|
entry_1_rl[63:0];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q210 =
|
|
entry_1_rl[191:128];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q210 =
|
|
entry_1_rl[319:256];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q210 =
|
|
entry_1_rl[447:384];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_2_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q211 =
|
|
entry_2_rl[63:0];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q211 =
|
|
entry_2_rl[191:128];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q211 =
|
|
entry_2_rl[319:256];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q211 =
|
|
entry_2_rl[447:384];
|
|
endcase
|
|
end
|
|
always@(search_paddr or entry_3_rl)
|
|
begin
|
|
case (search_paddr[5:4])
|
|
2'd0:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q212 =
|
|
entry_3_rl[63:0];
|
|
2'd1:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q212 =
|
|
entry_3_rl[191:128];
|
|
2'd2:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q212 =
|
|
entry_3_rl[319:256];
|
|
2'd3:
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q212 =
|
|
entry_3_rl[447:384];
|
|
endcase
|
|
end
|
|
always@(idx__h325306 or
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q209 or
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q210 or
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q211 or
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q212)
|
|
begin
|
|
case (idx__h325306)
|
|
2'd0:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BITS_63_TO_0_292_en_ETC___d2203 =
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_0_rl_BIT_ETC__q209;
|
|
2'd1:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BITS_63_TO_0_292_en_ETC___d2203 =
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_1_rl_BIT_ETC__q210;
|
|
2'd2:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BITS_63_TO_0_292_en_ETC___d2203 =
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_2_rl_BIT_ETC__q211;
|
|
2'd3:
|
|
SEL_ARR_SEL_ARR_entry_0_rl_BITS_63_TO_0_292_en_ETC___d2203 =
|
|
CASE_search_paddr_BITS_5_TO_4_0_entry_3_rl_BIT_ETC__q212;
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BITS_511_TO_448_208_entry_1_ETC___d1838 =
|
|
entry_0_rl[511:448];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BITS_511_TO_448_208_entry_1_ETC___d1838 =
|
|
entry_1_rl[511:448];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BITS_511_TO_448_208_entry_1_ETC___d1838 =
|
|
entry_2_rl[511:448];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BITS_511_TO_448_208_entry_1_ETC___d1838 =
|
|
entry_3_rl[511:448];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BITS_447_TO_384_301_entry_1_ETC___d1839 =
|
|
entry_0_rl[447:384];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BITS_447_TO_384_301_entry_1_ETC___d1839 =
|
|
entry_1_rl[447:384];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BITS_447_TO_384_301_entry_1_ETC___d1839 =
|
|
entry_2_rl[447:384];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BITS_447_TO_384_301_entry_1_ETC___d1839 =
|
|
entry_3_rl[447:384];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BITS_383_TO_320_205_entry_1_ETC___d1840 =
|
|
entry_0_rl[383:320];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BITS_383_TO_320_205_entry_1_ETC___d1840 =
|
|
entry_1_rl[383:320];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BITS_383_TO_320_205_entry_1_ETC___d1840 =
|
|
entry_2_rl[383:320];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BITS_383_TO_320_205_entry_1_ETC___d1840 =
|
|
entry_3_rl[383:320];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BITS_319_TO_256_298_entry_1_ETC___d1841 =
|
|
entry_0_rl[319:256];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BITS_319_TO_256_298_entry_1_ETC___d1841 =
|
|
entry_1_rl[319:256];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BITS_319_TO_256_298_entry_1_ETC___d1841 =
|
|
entry_2_rl[319:256];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BITS_319_TO_256_298_entry_1_ETC___d1841 =
|
|
entry_3_rl[319:256];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BITS_255_TO_192_202_entry_1_ETC___d1725 =
|
|
entry_0_rl[255:192];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BITS_255_TO_192_202_entry_1_ETC___d1725 =
|
|
entry_1_rl[255:192];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BITS_255_TO_192_202_entry_1_ETC___d1725 =
|
|
entry_2_rl[255:192];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BITS_255_TO_192_202_entry_1_ETC___d1725 =
|
|
entry_3_rl[255:192];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BITS_191_TO_128_295_entry_1_ETC___d1727 =
|
|
entry_0_rl[191:128];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BITS_191_TO_128_295_entry_1_ETC___d1727 =
|
|
entry_1_rl[191:128];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BITS_191_TO_128_295_entry_1_ETC___d1727 =
|
|
entry_2_rl[191:128];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BITS_191_TO_128_295_entry_1_ETC___d1727 =
|
|
entry_3_rl[191:128];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BITS_127_TO_64_199_entry_1__ETC___d1846 =
|
|
entry_0_rl[127:64];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BITS_127_TO_64_199_entry_1__ETC___d1846 =
|
|
entry_1_rl[127:64];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BITS_127_TO_64_199_entry_1__ETC___d1846 =
|
|
entry_2_rl[127:64];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BITS_127_TO_64_199_entry_1__ETC___d1846 =
|
|
entry_3_rl[127:64];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BITS_63_TO_0_292_entry_1_rl_ETC___d1847 =
|
|
entry_0_rl[63:0];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BITS_63_TO_0_292_entry_1_rl_ETC___d1847 =
|
|
entry_1_rl[63:0];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BITS_63_TO_0_292_entry_1_rl_ETC___d1847 =
|
|
entry_2_rl[63:0];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BITS_63_TO_0_292_entry_1_rl_ETC___d1847 =
|
|
entry_3_rl[63:0];
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_512_166_entry_1_rl_2_BI_ETC___d1713 =
|
|
entry_0_rl[512];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_512_166_entry_1_rl_2_BI_ETC___d1713 =
|
|
entry_1_rl[512];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_512_166_entry_1_rl_2_BI_ETC___d1713 =
|
|
entry_2_rl[512];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_512_166_entry_1_rl_2_BI_ETC___d1713 =
|
|
entry_3_rl[512];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BIT_516_016_entry_1_rl_2_BI_ETC___d1831 =
|
|
entry_0_rl[516];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BIT_516_016_entry_1_rl_2_BI_ETC___d1831 =
|
|
entry_1_rl[516];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BIT_516_016_entry_1_rl_2_BI_ETC___d1831 =
|
|
entry_2_rl[516];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BIT_516_016_entry_1_rl_2_BI_ETC___d1831 =
|
|
entry_3_rl[516];
|
|
endcase
|
|
end
|
|
always@(deq_idx or valid_0_rl or valid_1_rl or valid_2_rl or valid_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_NOT_valid_0_rl_3_2_NOT_valid_1_rl_0_3__ETC___d1538 =
|
|
!valid_0_rl;
|
|
2'd1:
|
|
SEL_ARR_NOT_valid_0_rl_3_2_NOT_valid_1_rl_0_3__ETC___d1538 =
|
|
!valid_1_rl;
|
|
2'd2:
|
|
SEL_ARR_NOT_valid_0_rl_3_2_NOT_valid_1_rl_0_3__ETC___d1538 =
|
|
!valid_2_rl;
|
|
2'd3:
|
|
SEL_ARR_NOT_valid_0_rl_3_2_NOT_valid_1_rl_0_3__ETC___d1538 =
|
|
!valid_3_rl;
|
|
endcase
|
|
end
|
|
always@(deq_idx or entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (deq_idx)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BITS_637_TO_580_9_entry_1_r_ETC___d1544 =
|
|
entry_0_rl[637:580];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BITS_637_TO_580_9_entry_1_r_ETC___d1544 =
|
|
entry_1_rl[637:580];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BITS_637_TO_580_9_entry_1_r_ETC___d1544 =
|
|
entry_2_rl[637:580];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BITS_637_TO_580_9_entry_1_r_ETC___d1544 =
|
|
entry_3_rl[637:580];
|
|
endcase
|
|
end
|
|
always@(issueQ$D_OUT or
|
|
entry_0_rl or entry_1_rl or entry_2_rl or entry_3_rl)
|
|
begin
|
|
case (issueQ$D_OUT)
|
|
2'd0:
|
|
SEL_ARR_entry_0_rl_BITS_637_TO_580_9_entry_1_r_ETC___d1736 =
|
|
entry_0_rl[637:580];
|
|
2'd1:
|
|
SEL_ARR_entry_0_rl_BITS_637_TO_580_9_entry_1_r_ETC___d1736 =
|
|
entry_1_rl[637:580];
|
|
2'd2:
|
|
SEL_ARR_entry_0_rl_BITS_637_TO_580_9_entry_1_r_ETC___d1736 =
|
|
entry_2_rl[637:580];
|
|
2'd3:
|
|
SEL_ARR_entry_0_rl_BITS_637_TO_580_9_entry_1_r_ETC___d1736 =
|
|
entry_3_rl[637:580];
|
|
endcase
|
|
end
|
|
always@(enq_idx or
|
|
IF_valid_0_lat_0_whas__1_THEN_valid_0_lat_0_wg_ETC___d34 or
|
|
IF_valid_1_lat_0_whas__8_THEN_valid_1_lat_0_wg_ETC___d41 or
|
|
IF_valid_2_lat_0_whas__5_THEN_valid_2_lat_0_wg_ETC___d48 or
|
|
IF_valid_3_lat_0_whas__2_THEN_valid_3_lat_0_wg_ETC___d55)
|
|
begin
|
|
case (enq_idx)
|
|
2'd0:
|
|
SEL_ARR_IF_valid_0_lat_0_whas__1_THEN_valid_0__ETC___d125 =
|
|
IF_valid_0_lat_0_whas__1_THEN_valid_0_lat_0_wg_ETC___d34;
|
|
2'd1:
|
|
SEL_ARR_IF_valid_0_lat_0_whas__1_THEN_valid_0__ETC___d125 =
|
|
IF_valid_1_lat_0_whas__8_THEN_valid_1_lat_0_wg_ETC___d41;
|
|
2'd2:
|
|
SEL_ARR_IF_valid_0_lat_0_whas__1_THEN_valid_0__ETC___d125 =
|
|
IF_valid_2_lat_0_whas__5_THEN_valid_2_lat_0_wg_ETC___d48;
|
|
2'd3:
|
|
SEL_ARR_IF_valid_0_lat_0_whas__1_THEN_valid_0__ETC___d125 =
|
|
IF_valid_3_lat_0_whas__2_THEN_valid_3_lat_0_wg_ETC___d55;
|
|
endcase
|
|
end
|
|
|
|
// handling of inlined registers
|
|
|
|
always@(posedge CLK)
|
|
begin
|
|
if (RST_N == `BSV_RESET_VALUE)
|
|
begin
|
|
entry_0_rl <= `BSV_ASSIGNMENT_DELAY
|
|
638'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
|
|
entry_1_rl <= `BSV_ASSIGNMENT_DELAY
|
|
638'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
|
|
entry_2_rl <= `BSV_ASSIGNMENT_DELAY
|
|
638'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
|
|
entry_3_rl <= `BSV_ASSIGNMENT_DELAY
|
|
638'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
|
|
initIdx <= `BSV_ASSIGNMENT_DELAY 2'd0;
|
|
inited <= `BSV_ASSIGNMENT_DELAY 1'd0;
|
|
valid_0_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
|
|
valid_1_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
|
|
valid_2_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
|
|
valid_3_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
|
|
end
|
|
else
|
|
begin
|
|
if (entry_0_rl$EN)
|
|
entry_0_rl <= `BSV_ASSIGNMENT_DELAY entry_0_rl$D_IN;
|
|
if (entry_1_rl$EN)
|
|
entry_1_rl <= `BSV_ASSIGNMENT_DELAY entry_1_rl$D_IN;
|
|
if (entry_2_rl$EN)
|
|
entry_2_rl <= `BSV_ASSIGNMENT_DELAY entry_2_rl$D_IN;
|
|
if (entry_3_rl$EN)
|
|
entry_3_rl <= `BSV_ASSIGNMENT_DELAY entry_3_rl$D_IN;
|
|
if (initIdx$EN) initIdx <= `BSV_ASSIGNMENT_DELAY initIdx$D_IN;
|
|
if (inited$EN) inited <= `BSV_ASSIGNMENT_DELAY inited$D_IN;
|
|
if (valid_0_rl$EN)
|
|
valid_0_rl <= `BSV_ASSIGNMENT_DELAY valid_0_rl$D_IN;
|
|
if (valid_1_rl$EN)
|
|
valid_1_rl <= `BSV_ASSIGNMENT_DELAY valid_1_rl$D_IN;
|
|
if (valid_2_rl$EN)
|
|
valid_2_rl <= `BSV_ASSIGNMENT_DELAY valid_2_rl$D_IN;
|
|
if (valid_3_rl$EN)
|
|
valid_3_rl <= `BSV_ASSIGNMENT_DELAY valid_3_rl$D_IN;
|
|
end
|
|
end
|
|
|
|
// synopsys translate_off
|
|
`ifdef BSV_NO_INITIAL_BLOCKS
|
|
`else // not BSV_NO_INITIAL_BLOCKS
|
|
initial
|
|
begin
|
|
entry_0_rl =
|
|
638'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
|
|
entry_1_rl =
|
|
638'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
|
|
entry_2_rl =
|
|
638'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
|
|
entry_3_rl =
|
|
638'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
|
|
initIdx = 2'h2;
|
|
inited = 1'h0;
|
|
valid_0_rl = 1'h0;
|
|
valid_1_rl = 1'h0;
|
|
valid_2_rl = 1'h0;
|
|
valid_3_rl = 1'h0;
|
|
end
|
|
`endif // BSV_NO_INITIAL_BLOCKS
|
|
// synopsys translate_on
|
|
|
|
// handling of system tasks
|
|
|
|
// synopsys translate_off
|
|
always@(negedge CLK)
|
|
begin
|
|
#0;
|
|
if (RST_N != `BSV_RESET_VALUE)
|
|
if (EN_deq &&
|
|
SEL_ARR_NOT_valid_0_rl_3_2_NOT_valid_1_rl_0_3__ETC___d1538)
|
|
$fdisplay(32'h80000002, "\n%m: ASSERT FAIL!!");
|
|
if (RST_N != `BSV_RESET_VALUE)
|
|
if (EN_enq &&
|
|
SEL_ARR_IF_valid_0_lat_0_whas__1_THEN_valid_0__ETC___d125 &&
|
|
enq_paddr[63:6] !=
|
|
SEL_ARR_IF_entry_0_lat_0_whas_THEN_entry_0_lat_ETC___d128)
|
|
$fdisplay(32'h80000002, "\n%m: ASSERT FAIL!!");
|
|
if (RST_N != `BSV_RESET_VALUE)
|
|
if (EN_enq &&
|
|
!SEL_ARR_IF_valid_0_lat_0_whas__1_THEN_valid_0__ETC___d125 &&
|
|
!issueQ$FULL_N)
|
|
$fdisplay(32'h80000002, "\n%m: ASSERT FAIL!!");
|
|
if (RST_N != `BSV_RESET_VALUE)
|
|
if (EN_enq &&
|
|
!SEL_ARR_IF_valid_0_lat_0_whas__1_THEN_valid_0__ETC___d125 &&
|
|
!freeQ$EMPTY_N)
|
|
$fdisplay(32'h80000002, "\n%m: ASSERT FAIL!!");
|
|
end
|
|
// synopsys translate_on
|
|
endmodule // mkStoreBufferEhr
|
|
|