Logo
Explore Help
Register Sign In
Cheri-research/Toooba
1
0
Fork 0
You've already forked Toooba
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity
Files
a6a227ed6601bd9f2d6129cf85a9b04413ad6f63
Toooba/src_Testbench/SoC
History
rsnikhil a6a227ed66 Incorporated patches/additions from Joe Stoy after GFE debugging (w. amendment ...)
Amendment: RegUNInit.v updated, removing an extraneous RST line.
2020-03-13 16:38:54 -04:00
..
Boot_ROM_Generator
Initial load of files
2019-03-26 14:49:40 -04:00
Boot_ROM.bsv
Initial load of files
2019-03-26 14:49:40 -04:00
External_Control.bsv
Initial load of files
2019-03-26 14:49:40 -04:00
fn_read_ROM_RV32.bsvi
Initial load of files
2019-03-26 14:49:40 -04:00
fn_read_ROM_RV64.bsvi
Initial load of files
2019-03-26 14:49:40 -04:00
Mem_Controller.bsv
Fixed up logic for "Non-Debug-Module reset" request/response from the Debug Module
2020-02-04 16:02:53 -05:00
SoC_Fabric.bsv
Initial load of files
2019-03-26 14:49:40 -04:00
SoC_Map.bsv
Small tweak to remove unnecessary explicit boot rom addrs (subsumed by IO)
2019-04-22 15:12:30 -04:00
SoC_Top.bsv
Incorporated patches/additions from Joe Stoy after GFE debugging (w. amendment ...)
2020-03-13 16:38:54 -04:00
Timer.bsv
Initial load of files
2019-03-26 14:49:40 -04:00
UART_Model.bsv
UART_Model.bsv fixes for better support of 32b/64b fabrics and 4-byte/8-byte address strides
2020-03-05 09:33:58 -05:00
Powered by Gitea Version: 1.25.1 Page: 50ms Template: 6ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API