184 lines
6.9 KiB
Makefile
184 lines
6.9 KiB
Makefile
### -*-Makefile-*-
|
|
|
|
# Copyright (c) 2018-2019 Bluespec, Inc. All Rights Reserved
|
|
|
|
# This file is not a standalone Makefile, but 'include'd by other Makefiles
|
|
|
|
# It contains common defs used by Makefiles generated for specific
|
|
# RISC-V implementations that differ in RISC-V architectural-feature
|
|
# choices, hardware implementation choices and simulator choices.
|
|
|
|
# ================================================================
|
|
|
|
.PHONY: help
|
|
help:
|
|
@echo ' make compile Recompile Core (CPU, caches)'
|
|
@echo ' NOTE: needs Bluespec bsc compiler'
|
|
@echo ' For Bluesim: generates Bluesim intermediate files'
|
|
@echo ' For Verilog simulation: generates RTL'
|
|
@echo ' make simulator Compiles and links intermediate files/RTL to create simulation executable'
|
|
@echo ' make tagsparams Generates the CHERI tag controller parameters source file'
|
|
@echo ' (Bluesim, verilator or iverilog)'
|
|
@echo ' make all = make compile simulator'
|
|
@echo ''
|
|
@echo ' make run_example Runs simulation executable on ELF given by EXAMPLE'
|
|
@echo ''
|
|
@echo ' make test Runs simulation executable on rv32ui-p-add or rv64ui-p-add'
|
|
@echo ' make isa_tests Runs simulation executable on all relevant standard RISC-V ISA tests'
|
|
@echo ''
|
|
@echo ' make clean Remove intermediate build-files unnecessary for execution'
|
|
@echo ' make full_clean Restore to pristine state (pre-building anything)'
|
|
|
|
.PHONY: all
|
|
all: compile simulator
|
|
|
|
# ================================================================
|
|
# Path to RISCY-OOO sources
|
|
|
|
RISCY_HOME ?= ../../src_Core/RISCY_OOO
|
|
# RISCY_HOME ?= $(HOME)/Projects/RISCV/MIT-riscy/riscy-OOO
|
|
|
|
RISCY_DIRS = $(RISCY_HOME)/procs/RV64G_OOO:$(RISCY_HOME)/procs/lib:$(RISCY_HOME)/coherence/src:$(RISCY_HOME)/fpgautils/lib
|
|
|
|
CONNECTAL_DIRS = $(RISCY_HOME)/connectal/bsv:$(RISCY_HOME)/connectal/tests/spi:$(RISCY_HOME)/connectal/lib/bsv
|
|
|
|
CHERI_DIRS = $(RISCY_HOME)/../../libs/cheri-cap-lib
|
|
|
|
# ALL_RISCY_DIRS = $(RISCY_DIRS)
|
|
ALL_RISCY_DIRS = $(EXTRA_DIRS):$(RISCY_DIRS):$(CONNECTAL_DIRS):$(CHERI_DIRS)
|
|
|
|
# ================================================================
|
|
# Search path for bsc for .bsv files
|
|
|
|
CORE_DIRS = $(REPO)/src_Core/CPU:$(REPO)/src_Core/ISA:$(REPO)/src_Core/Core:$(REPO)/src_Core/PLIC:$(REPO)/src_Core/Debug_Module:$(REPO)/src_Core/BSV_Additional_Libs
|
|
|
|
TESTBENCH_DIRS = $(REPO)/src_Testbench/Top:$(REPO)/src_Testbench/SoC
|
|
|
|
BLUESTUFFDIR = $(REPO)/libs/BlueStuff
|
|
BLUEAXI4DIR = $(BLUESTUFFDIR)/BlueAXI4
|
|
BLUEAXI4DIRS = $(BLUEAXI4DIR):$(BLUEAXI4DIR)/AXI4:$(BLUEAXI4DIR)/AXI4Lite:$(BLUEAXI4DIR)/AXI4Stream:$(BLUEAXI4DIR)/BlueUnixBridges
|
|
BLUEBASICSDIR = $(BLUESTUFFDIR)/BlueBasics
|
|
BLUEUTILSDIR = $(BLUESTUFFDIR)/BlueUtils
|
|
BLUESTUFF_DIRS = $(BLUESTUFFDIR):$(BLUEAXI4DIRS):$(BLUEBASICSDIR):$(BLUEUTILSDIR)
|
|
|
|
WINDCOREIFC_DIRS = $(REPO)/libs/WindCoreInterface
|
|
|
|
TAGCONTROLLER_DIRS = $(REPO)/libs/TagController/TagController:$(REPO)/libs/TagController/TagController/CacheCore
|
|
|
|
RISCV_HPM_Events_DIR = $(REPO)/libs/RISCV_HPM_Events
|
|
|
|
BSC_PATH = $(BLUESTUFF_DIRS):$(WINDCOREIFC_DIRS):$(ALL_RISCY_DIRS):$(CORE_DIRS):$(TESTBENCH_DIRS):$(TAGCONTROLLER_DIRS):$(RISCV_HPM_Events_DIR):+
|
|
|
|
# ----------------
|
|
# Top-level file and module
|
|
|
|
TOPFILE ?= $(REPO)/src_Testbench/Top/Top_HW_Side.bsv
|
|
TOPMODULE ?= mkTop_HW_Side
|
|
|
|
# ================================================================
|
|
# bsc compilation flags
|
|
|
|
BSC_COMPILATION_FLAGS += \
|
|
-D BSIM \
|
|
-D RV64 \
|
|
-D ISA_PRIV_M -D ISA_PRIV_U -D ISA_PRIV_S \
|
|
-D SV39 \
|
|
-D ISA_I -D ISA_M -D ISA_A -D ISA_F -D ISA_D -D ISA_FD_DIV -D ISA_C \
|
|
-D SHIFT_BARREL \
|
|
-D MULT_SYNTH \
|
|
-D Near_Mem_Caches \
|
|
-D FABRIC64 \
|
|
-D CheriBusBytes=8 \
|
|
-D CheriMasterIDWidth=1 \
|
|
-D CheriTransactionIDWidth=6 \
|
|
-D CAP128 -D BLUESIM \
|
|
-D MEM64 \
|
|
-D RISCV \
|
|
-D PERFORMANCE_MONITORING \
|
|
-D RAS_HIT_TRACING \
|
|
-D TSO_MM -D RVFI\
|
|
-D NO_SPEC_TRAINING -D NO_SPEC_REDIRECT -D NO_SPEC_STRAIGHT_PATH -D SPEC_RSB_FIXUP -D MELTDOWN_CF \
|
|
-keep-fires -aggressive-conditions -no-warn-action-shadowing -check-assert \
|
|
-suppress-warnings G0020 -steps-max-intervals 10000000 \
|
|
-steps-warn-interval 1000000 \
|
|
-promote-warnings T0054 \
|
|
+RTS -K128M -RTS -show-range-conflict
|
|
|
|
# -D NO_SPEC_TRAINING -D NO_SPEC_REDIRECT -D NO_SPEC_STRAIGHT_PATH -D SPEC_RSB_FIXUP -D NO_SPEC_RSB_PUSH -D NO_SPEC_STL
|
|
|
|
# ================================================================
|
|
# Runs simulation executable on ELF given by EXAMPLE
|
|
|
|
EXAMPLE ?= PLEASE_DEFINE_EXAMPLE_PATH_TO_ELF
|
|
|
|
.PHONY: run_example
|
|
run_example:
|
|
make -C $(TESTS_DIR)/elf_to_hex
|
|
$(TESTS_DIR)/elf_to_hex/elf_to_hex $(EXAMPLE) Mem.hex
|
|
./exe_HW_sim $(VERBOSITY) +exit
|
|
|
|
# ================================================================
|
|
# Test: run the executable on the standard RISCV ISA test specified in TEST
|
|
|
|
TESTS_DIR ?= $(REPO)/Tests
|
|
|
|
VERBOSITY ?= +v1
|
|
|
|
.PHONY: test
|
|
test:
|
|
make -C $(TESTS_DIR)/elf_to_hex
|
|
$(TESTS_DIR)/elf_to_hex/elf_to_hex $(TESTS_DIR)/isa/$(TEST) Mem.hex
|
|
./exe_HW_sim $(VERBOSITY) +tohost
|
|
|
|
# ================================================================
|
|
# ISA Regression testing
|
|
|
|
.PHONY: isa_tests
|
|
isa_tests:
|
|
@echo "Running regressions on ISA tests; saving logs in Logs/"
|
|
$(REPO)/Tests/Run_regression.py ./exe_HW_sim $(REPO) ./Logs $(ARCH)
|
|
@echo "Finished running regressions; saved logs in Logs/"
|
|
|
|
# ================================================================
|
|
# Generate Bluespec CHERI tag controller source file
|
|
CAPSIZE = 128
|
|
TAGS_STRUCT = 0 64
|
|
TAGS_ALIGN = 32
|
|
.PHONY: tagsparams
|
|
tagsparams: TagTableStructure.bsv
|
|
TagTableStructure.bsv: $(REPO)/libs/TagController/tagsparams.py
|
|
@echo "INFO: Re-generating CHERI tag controller parameters"
|
|
$^ -v -c $(CAPSIZE) -s $(TAGS_STRUCT:"%"=%) -a $(TAGS_ALIGN) --data-store-base-addr 0x80000000 -b $@ 0x3fffc000 0xbffff000
|
|
@echo "INFO: Re-generated CHERI tag controller parameters"
|
|
|
|
|
|
.PHONY: generate_hpm_vector
|
|
generate_hpm_vector: GenerateHPMVector.bsv
|
|
GenerateHPMVector.bsv: $(RISCV_HPM_Events_DIR)/parse_counters.py
|
|
@echo "INFO: Re-generating GenerateHPMVector bluespec file"
|
|
$^ $(RISCV_HPM_Events_DIR)/counters.yaml -m ProcTypes -b $@
|
|
@echo "INFO: Re-generated GenerateHPMVector bluespec file"
|
|
|
|
|
|
.PHONY: stat_counters
|
|
stat_counters: StatCounters.bsv
|
|
StatCounters.bsv: $(RISCV_HPM_Events_DIR)/parse_counters.py
|
|
@echo "INFO: Re-generating HPM events struct bluepsec file"
|
|
$^ $(RISCV_HPM_Events_DIR)/counters.yaml -m ProcTypes -s $@
|
|
@echo "INFO: Re-generated HPM events struct bluespec file"
|
|
compile: tagsparams #stat_counters generate_hpm_vector
|
|
|
|
# ================================================================
|
|
|
|
.PHONY: clean
|
|
clean:
|
|
rm -r -f *~ Makefile_* symbol_table.txt build_dir/* obj_dir Verilog_RTL/*
|
|
rm -f TagTableStructure.bsv StatCounters.bsv GenerateHPMVector.bsv
|
|
|
|
.PHONY: full_clean
|
|
full_clean: clean
|
|
rm -r -f $(SIM_EXE_FILE)* *.log *.vcd *.hex Logs/
|
|
rm -f TagTableStructure.bsv StatCounters.bsv GenerateHPMVector.bsv .depends.mk
|
|
|
|
# ================================================================
|