Cheri-research/Toooba
1
0
Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity
Files
e02b352bbb8a4af89ff729dca34aa43aa047a5dd
Toooba/src_SSITH_P3/Verilog_RTL/mkIPipeline.v

5906 lines
265 KiB
Verilog
Raw Blame History

//
// Generated by Bluespec Compiler, version 2019.05.beta2 (build a88bf40db, 2019-05-24)
//
//
//
//
// Ports:
// Name I/O size props
// RDY_send O 1
// first O 579
// RDY_first O 1
// RDY_deqWrite O 1
// CLK I 1 clock
// RST_N I 1 reset
// send_r I 584
// deqWrite_swapRq I 4
// deqWrite_wrRam I 570
// deqWrite_updateRep I 1 unused
// EN_send I 1
// EN_deqWrite I 1
//
// Combinational paths from inputs to outputs:
// (deqWrite_swapRq, deqWrite_wrRam, EN_deqWrite) -> RDY_send
//
//
`ifdef BSV_ASSIGNMENT_DELAY
`else
`define BSV_ASSIGNMENT_DELAY
`endif
`ifdef BSV_POSITIVE_RESET
`define BSV_RESET_VALUE 1'b1
`define BSV_RESET_EDGE posedge
`else
`define BSV_RESET_VALUE 1'b0
`define BSV_RESET_EDGE negedge
`endif
module mkIPipeline(CLK,
RST_N,
send_r,
EN_send,
RDY_send,
first,
RDY_first,
deqWrite_swapRq,
deqWrite_wrRam,
deqWrite_updateRep,
EN_deqWrite,
RDY_deqWrite);
input CLK;
input RST_N;
// action method send
input [583 : 0] send_r;
input EN_send;
output RDY_send;
// value method first
output [578 : 0] first;
output RDY_first;
// action method deqWrite
input [3 : 0] deqWrite_swapRq;
input [569 : 0] deqWrite_wrRam;
input deqWrite_updateRep;
input EN_deqWrite;
output RDY_deqWrite;
// signals for module outputs
wire [578 : 0] first;
wire RDY_deqWrite, RDY_first, RDY_send;
// inlined wires
wire [1059 : 0] m_pipe_enq2Mat_lat_0$wget, m_pipe_enq2Mat_lat_2$wget;
wire [644 : 0] m_pipe_mat2Out_lat_0$wget, m_pipe_mat2Out_lat_1$wget;
wire [578 : 0] m_pipe_bypass$wget;
wire m_dataRam_rdReqQ_deqP_lat_0$whas;
// register m_dataRam_rdReqQ_empty_rl
reg m_dataRam_rdReqQ_empty_rl;
wire m_dataRam_rdReqQ_empty_rl$D_IN, m_dataRam_rdReqQ_empty_rl$EN;
// register m_dataRam_rdReqQ_full_rl
reg m_dataRam_rdReqQ_full_rl;
wire m_dataRam_rdReqQ_full_rl$D_IN, m_dataRam_rdReqQ_full_rl$EN;
// register m_infoRam_0_rdReqQ_empty_rl
reg m_infoRam_0_rdReqQ_empty_rl;
wire m_infoRam_0_rdReqQ_empty_rl$D_IN, m_infoRam_0_rdReqQ_empty_rl$EN;
// register m_infoRam_0_rdReqQ_full_rl
reg m_infoRam_0_rdReqQ_full_rl;
wire m_infoRam_0_rdReqQ_full_rl$D_IN, m_infoRam_0_rdReqQ_full_rl$EN;
// register m_infoRam_1_rdReqQ_empty_rl
reg m_infoRam_1_rdReqQ_empty_rl;
wire m_infoRam_1_rdReqQ_empty_rl$D_IN, m_infoRam_1_rdReqQ_empty_rl$EN;
// register m_infoRam_1_rdReqQ_full_rl
reg m_infoRam_1_rdReqQ_full_rl;
wire m_infoRam_1_rdReqQ_full_rl$D_IN, m_infoRam_1_rdReqQ_full_rl$EN;
// register m_infoRam_2_rdReqQ_empty_rl
reg m_infoRam_2_rdReqQ_empty_rl;
wire m_infoRam_2_rdReqQ_empty_rl$D_IN, m_infoRam_2_rdReqQ_empty_rl$EN;
// register m_infoRam_2_rdReqQ_full_rl
reg m_infoRam_2_rdReqQ_full_rl;
wire m_infoRam_2_rdReqQ_full_rl$D_IN, m_infoRam_2_rdReqQ_full_rl$EN;
// register m_infoRam_3_rdReqQ_empty_rl
reg m_infoRam_3_rdReqQ_empty_rl;
wire m_infoRam_3_rdReqQ_empty_rl$D_IN, m_infoRam_3_rdReqQ_empty_rl$EN;
// register m_infoRam_3_rdReqQ_full_rl
reg m_infoRam_3_rdReqQ_full_rl;
wire m_infoRam_3_rdReqQ_full_rl$D_IN, m_infoRam_3_rdReqQ_full_rl$EN;
// register m_infoRam_4_rdReqQ_empty_rl
reg m_infoRam_4_rdReqQ_empty_rl;
wire m_infoRam_4_rdReqQ_empty_rl$D_IN, m_infoRam_4_rdReqQ_empty_rl$EN;
// register m_infoRam_4_rdReqQ_full_rl
reg m_infoRam_4_rdReqQ_full_rl;
wire m_infoRam_4_rdReqQ_full_rl$D_IN, m_infoRam_4_rdReqQ_full_rl$EN;
// register m_infoRam_5_rdReqQ_empty_rl
reg m_infoRam_5_rdReqQ_empty_rl;
wire m_infoRam_5_rdReqQ_empty_rl$D_IN, m_infoRam_5_rdReqQ_empty_rl$EN;
// register m_infoRam_5_rdReqQ_full_rl
reg m_infoRam_5_rdReqQ_full_rl;
wire m_infoRam_5_rdReqQ_full_rl$D_IN, m_infoRam_5_rdReqQ_full_rl$EN;
// register m_infoRam_6_rdReqQ_empty_rl
reg m_infoRam_6_rdReqQ_empty_rl;
wire m_infoRam_6_rdReqQ_empty_rl$D_IN, m_infoRam_6_rdReqQ_empty_rl$EN;
// register m_infoRam_6_rdReqQ_full_rl
reg m_infoRam_6_rdReqQ_full_rl;
wire m_infoRam_6_rdReqQ_full_rl$D_IN, m_infoRam_6_rdReqQ_full_rl$EN;
// register m_infoRam_7_rdReqQ_empty_rl
reg m_infoRam_7_rdReqQ_empty_rl;
wire m_infoRam_7_rdReqQ_empty_rl$D_IN, m_infoRam_7_rdReqQ_empty_rl$EN;
// register m_infoRam_7_rdReqQ_full_rl
reg m_infoRam_7_rdReqQ_full_rl;
wire m_infoRam_7_rdReqQ_full_rl$D_IN, m_infoRam_7_rdReqQ_full_rl$EN;
// register m_initDone
reg m_initDone;
wire m_initDone$D_IN, m_initDone$EN;
// register m_initIndex
reg [5 : 0] m_initIndex;
wire [5 : 0] m_initIndex$D_IN;
wire m_initIndex$EN;
// register m_pipe_enq2Mat_rl
reg [1059 : 0] m_pipe_enq2Mat_rl;
wire [1059 : 0] m_pipe_enq2Mat_rl$D_IN;
wire m_pipe_enq2Mat_rl$EN;
// register m_pipe_mat2Out_rl
reg [644 : 0] m_pipe_mat2Out_rl;
wire [644 : 0] m_pipe_mat2Out_rl$D_IN;
wire m_pipe_mat2Out_rl$EN;
// register m_randRep_randWay
reg [2 : 0] m_randRep_randWay;
wire [2 : 0] m_randRep_randWay$D_IN;
wire m_randRep_randWay$EN;
// register m_repRam_rdReqQ_empty_rl
reg m_repRam_rdReqQ_empty_rl;
wire m_repRam_rdReqQ_empty_rl$D_IN, m_repRam_rdReqQ_empty_rl$EN;
// register m_repRam_rdReqQ_full_rl
reg m_repRam_rdReqQ_full_rl;
wire m_repRam_rdReqQ_full_rl$D_IN, m_repRam_rdReqQ_full_rl$EN;
// ports of submodule m_dataRam_bram
wire [511 : 0] m_dataRam_bram$DIA, m_dataRam_bram$DIB, m_dataRam_bram$DOB;
wire [8 : 0] m_dataRam_bram$ADDRA, m_dataRam_bram$ADDRB;
wire m_dataRam_bram$ENA,
m_dataRam_bram$ENB,
m_dataRam_bram$WEA,
m_dataRam_bram$WEB;
// ports of submodule m_dataRam_rdReqQ_deqP_dummy2_0
wire m_dataRam_rdReqQ_deqP_dummy2_0$D_IN, m_dataRam_rdReqQ_deqP_dummy2_0$EN;
// ports of submodule m_dataRam_rdReqQ_deqP_dummy2_1
wire m_dataRam_rdReqQ_deqP_dummy2_1$D_IN, m_dataRam_rdReqQ_deqP_dummy2_1$EN;
// ports of submodule m_dataRam_rdReqQ_empty_dummy2_0
wire m_dataRam_rdReqQ_empty_dummy2_0$D_IN,
m_dataRam_rdReqQ_empty_dummy2_0$EN,
m_dataRam_rdReqQ_empty_dummy2_0$Q_OUT;
// ports of submodule m_dataRam_rdReqQ_empty_dummy2_1
wire m_dataRam_rdReqQ_empty_dummy2_1$D_IN,
m_dataRam_rdReqQ_empty_dummy2_1$EN,
m_dataRam_rdReqQ_empty_dummy2_1$Q_OUT;
// ports of submodule m_dataRam_rdReqQ_empty_dummy2_2
wire m_dataRam_rdReqQ_empty_dummy2_2$D_IN,
m_dataRam_rdReqQ_empty_dummy2_2$EN,
m_dataRam_rdReqQ_empty_dummy2_2$Q_OUT;
// ports of submodule m_dataRam_rdReqQ_enqP_dummy2_0
wire m_dataRam_rdReqQ_enqP_dummy2_0$D_IN, m_dataRam_rdReqQ_enqP_dummy2_0$EN;
// ports of submodule m_dataRam_rdReqQ_enqP_dummy2_1
wire m_dataRam_rdReqQ_enqP_dummy2_1$D_IN, m_dataRam_rdReqQ_enqP_dummy2_1$EN;
// ports of submodule m_dataRam_rdReqQ_full_dummy2_0
wire m_dataRam_rdReqQ_full_dummy2_0$D_IN, m_dataRam_rdReqQ_full_dummy2_0$EN;
// ports of submodule m_dataRam_rdReqQ_full_dummy2_1
wire m_dataRam_rdReqQ_full_dummy2_1$D_IN,
m_dataRam_rdReqQ_full_dummy2_1$EN,
m_dataRam_rdReqQ_full_dummy2_1$Q_OUT;
// ports of submodule m_dataRam_rdReqQ_full_dummy2_2
wire m_dataRam_rdReqQ_full_dummy2_2$D_IN,
m_dataRam_rdReqQ_full_dummy2_2$EN,
m_dataRam_rdReqQ_full_dummy2_2$Q_OUT;
// ports of submodule m_infoRam_0_bram
reg [5 : 0] m_infoRam_0_bram$ADDRB;
wire [57 : 0] m_infoRam_0_bram$DIA,
m_infoRam_0_bram$DIB,
m_infoRam_0_bram$DOB;
wire [5 : 0] m_infoRam_0_bram$ADDRA;
wire m_infoRam_0_bram$ENA,
m_infoRam_0_bram$ENB,
m_infoRam_0_bram$WEA,
m_infoRam_0_bram$WEB;
// ports of submodule m_infoRam_0_rdReqQ_deqP_dummy2_0
wire m_infoRam_0_rdReqQ_deqP_dummy2_0$D_IN,
m_infoRam_0_rdReqQ_deqP_dummy2_0$EN;
// ports of submodule m_infoRam_0_rdReqQ_deqP_dummy2_1
wire m_infoRam_0_rdReqQ_deqP_dummy2_1$D_IN,
m_infoRam_0_rdReqQ_deqP_dummy2_1$EN;
// ports of submodule m_infoRam_0_rdReqQ_empty_dummy2_0
wire m_infoRam_0_rdReqQ_empty_dummy2_0$D_IN,
m_infoRam_0_rdReqQ_empty_dummy2_0$EN,
m_infoRam_0_rdReqQ_empty_dummy2_0$Q_OUT;
// ports of submodule m_infoRam_0_rdReqQ_empty_dummy2_1
wire m_infoRam_0_rdReqQ_empty_dummy2_1$D_IN,
m_infoRam_0_rdReqQ_empty_dummy2_1$EN,
m_infoRam_0_rdReqQ_empty_dummy2_1$Q_OUT;
// ports of submodule m_infoRam_0_rdReqQ_empty_dummy2_2
wire m_infoRam_0_rdReqQ_empty_dummy2_2$D_IN,
m_infoRam_0_rdReqQ_empty_dummy2_2$EN,
m_infoRam_0_rdReqQ_empty_dummy2_2$Q_OUT;
// ports of submodule m_infoRam_0_rdReqQ_enqP_dummy2_0
wire m_infoRam_0_rdReqQ_enqP_dummy2_0$D_IN,
m_infoRam_0_rdReqQ_enqP_dummy2_0$EN;
// ports of submodule m_infoRam_0_rdReqQ_enqP_dummy2_1
wire m_infoRam_0_rdReqQ_enqP_dummy2_1$D_IN,
m_infoRam_0_rdReqQ_enqP_dummy2_1$EN;
// ports of submodule m_infoRam_0_rdReqQ_full_dummy2_0
wire m_infoRam_0_rdReqQ_full_dummy2_0$D_IN,
m_infoRam_0_rdReqQ_full_dummy2_0$EN;
// ports of submodule m_infoRam_0_rdReqQ_full_dummy2_1
wire m_infoRam_0_rdReqQ_full_dummy2_1$D_IN,
m_infoRam_0_rdReqQ_full_dummy2_1$EN,
m_infoRam_0_rdReqQ_full_dummy2_1$Q_OUT;
// ports of submodule m_infoRam_0_rdReqQ_full_dummy2_2
wire m_infoRam_0_rdReqQ_full_dummy2_2$D_IN,
m_infoRam_0_rdReqQ_full_dummy2_2$EN,
m_infoRam_0_rdReqQ_full_dummy2_2$Q_OUT;
// ports of submodule m_infoRam_1_bram
wire [57 : 0] m_infoRam_1_bram$DIA,
m_infoRam_1_bram$DIB,
m_infoRam_1_bram$DOB;
wire [5 : 0] m_infoRam_1_bram$ADDRA, m_infoRam_1_bram$ADDRB;
wire m_infoRam_1_bram$ENA,
m_infoRam_1_bram$ENB,
m_infoRam_1_bram$WEA,
m_infoRam_1_bram$WEB;
// ports of submodule m_infoRam_1_rdReqQ_deqP_dummy2_0
wire m_infoRam_1_rdReqQ_deqP_dummy2_0$D_IN,
m_infoRam_1_rdReqQ_deqP_dummy2_0$EN;
// ports of submodule m_infoRam_1_rdReqQ_deqP_dummy2_1
wire m_infoRam_1_rdReqQ_deqP_dummy2_1$D_IN,
m_infoRam_1_rdReqQ_deqP_dummy2_1$EN;
// ports of submodule m_infoRam_1_rdReqQ_empty_dummy2_0
wire m_infoRam_1_rdReqQ_empty_dummy2_0$D_IN,
m_infoRam_1_rdReqQ_empty_dummy2_0$EN,
m_infoRam_1_rdReqQ_empty_dummy2_0$Q_OUT;
// ports of submodule m_infoRam_1_rdReqQ_empty_dummy2_1
wire m_infoRam_1_rdReqQ_empty_dummy2_1$D_IN,
m_infoRam_1_rdReqQ_empty_dummy2_1$EN,
m_infoRam_1_rdReqQ_empty_dummy2_1$Q_OUT;
// ports of submodule m_infoRam_1_rdReqQ_empty_dummy2_2
wire m_infoRam_1_rdReqQ_empty_dummy2_2$D_IN,
m_infoRam_1_rdReqQ_empty_dummy2_2$EN,
m_infoRam_1_rdReqQ_empty_dummy2_2$Q_OUT;
// ports of submodule m_infoRam_1_rdReqQ_enqP_dummy2_0
wire m_infoRam_1_rdReqQ_enqP_dummy2_0$D_IN,
m_infoRam_1_rdReqQ_enqP_dummy2_0$EN;
// ports of submodule m_infoRam_1_rdReqQ_enqP_dummy2_1
wire m_infoRam_1_rdReqQ_enqP_dummy2_1$D_IN,
m_infoRam_1_rdReqQ_enqP_dummy2_1$EN;
// ports of submodule m_infoRam_1_rdReqQ_full_dummy2_0
wire m_infoRam_1_rdReqQ_full_dummy2_0$D_IN,
m_infoRam_1_rdReqQ_full_dummy2_0$EN;
// ports of submodule m_infoRam_1_rdReqQ_full_dummy2_1
wire m_infoRam_1_rdReqQ_full_dummy2_1$D_IN,
m_infoRam_1_rdReqQ_full_dummy2_1$EN,
m_infoRam_1_rdReqQ_full_dummy2_1$Q_OUT;
// ports of submodule m_infoRam_1_rdReqQ_full_dummy2_2
wire m_infoRam_1_rdReqQ_full_dummy2_2$D_IN,
m_infoRam_1_rdReqQ_full_dummy2_2$EN,
m_infoRam_1_rdReqQ_full_dummy2_2$Q_OUT;
// ports of submodule m_infoRam_2_bram
wire [57 : 0] m_infoRam_2_bram$DIA,
m_infoRam_2_bram$DIB,
m_infoRam_2_bram$DOB;
wire [5 : 0] m_infoRam_2_bram$ADDRA, m_infoRam_2_bram$ADDRB;
wire m_infoRam_2_bram$ENA,
m_infoRam_2_bram$ENB,
m_infoRam_2_bram$WEA,
m_infoRam_2_bram$WEB;
// ports of submodule m_infoRam_2_rdReqQ_deqP_dummy2_0
wire m_infoRam_2_rdReqQ_deqP_dummy2_0$D_IN,
m_infoRam_2_rdReqQ_deqP_dummy2_0$EN;
// ports of submodule m_infoRam_2_rdReqQ_deqP_dummy2_1
wire m_infoRam_2_rdReqQ_deqP_dummy2_1$D_IN,
m_infoRam_2_rdReqQ_deqP_dummy2_1$EN;
// ports of submodule m_infoRam_2_rdReqQ_empty_dummy2_0
wire m_infoRam_2_rdReqQ_empty_dummy2_0$D_IN,
m_infoRam_2_rdReqQ_empty_dummy2_0$EN,
m_infoRam_2_rdReqQ_empty_dummy2_0$Q_OUT;
// ports of submodule m_infoRam_2_rdReqQ_empty_dummy2_1
wire m_infoRam_2_rdReqQ_empty_dummy2_1$D_IN,
m_infoRam_2_rdReqQ_empty_dummy2_1$EN,
m_infoRam_2_rdReqQ_empty_dummy2_1$Q_OUT;
// ports of submodule m_infoRam_2_rdReqQ_empty_dummy2_2
wire m_infoRam_2_rdReqQ_empty_dummy2_2$D_IN,
m_infoRam_2_rdReqQ_empty_dummy2_2$EN,
m_infoRam_2_rdReqQ_empty_dummy2_2$Q_OUT;
// ports of submodule m_infoRam_2_rdReqQ_enqP_dummy2_0
wire m_infoRam_2_rdReqQ_enqP_dummy2_0$D_IN,
m_infoRam_2_rdReqQ_enqP_dummy2_0$EN;
// ports of submodule m_infoRam_2_rdReqQ_enqP_dummy2_1
wire m_infoRam_2_rdReqQ_enqP_dummy2_1$D_IN,
m_infoRam_2_rdReqQ_enqP_dummy2_1$EN;
// ports of submodule m_infoRam_2_rdReqQ_full_dummy2_0
wire m_infoRam_2_rdReqQ_full_dummy2_0$D_IN,
m_infoRam_2_rdReqQ_full_dummy2_0$EN;
// ports of submodule m_infoRam_2_rdReqQ_full_dummy2_1
wire m_infoRam_2_rdReqQ_full_dummy2_1$D_IN,
m_infoRam_2_rdReqQ_full_dummy2_1$EN,
m_infoRam_2_rdReqQ_full_dummy2_1$Q_OUT;
// ports of submodule m_infoRam_2_rdReqQ_full_dummy2_2
wire m_infoRam_2_rdReqQ_full_dummy2_2$D_IN,
m_infoRam_2_rdReqQ_full_dummy2_2$EN,
m_infoRam_2_rdReqQ_full_dummy2_2$Q_OUT;
// ports of submodule m_infoRam_3_bram
wire [57 : 0] m_infoRam_3_bram$DIA,
m_infoRam_3_bram$DIB,
m_infoRam_3_bram$DOB;
wire [5 : 0] m_infoRam_3_bram$ADDRA, m_infoRam_3_bram$ADDRB;
wire m_infoRam_3_bram$ENA,
m_infoRam_3_bram$ENB,
m_infoRam_3_bram$WEA,
m_infoRam_3_bram$WEB;
// ports of submodule m_infoRam_3_rdReqQ_deqP_dummy2_0
wire m_infoRam_3_rdReqQ_deqP_dummy2_0$D_IN,
m_infoRam_3_rdReqQ_deqP_dummy2_0$EN;
// ports of submodule m_infoRam_3_rdReqQ_deqP_dummy2_1
wire m_infoRam_3_rdReqQ_deqP_dummy2_1$D_IN,
m_infoRam_3_rdReqQ_deqP_dummy2_1$EN;
// ports of submodule m_infoRam_3_rdReqQ_empty_dummy2_0
wire m_infoRam_3_rdReqQ_empty_dummy2_0$D_IN,
m_infoRam_3_rdReqQ_empty_dummy2_0$EN,
m_infoRam_3_rdReqQ_empty_dummy2_0$Q_OUT;
// ports of submodule m_infoRam_3_rdReqQ_empty_dummy2_1
wire m_infoRam_3_rdReqQ_empty_dummy2_1$D_IN,
m_infoRam_3_rdReqQ_empty_dummy2_1$EN,
m_infoRam_3_rdReqQ_empty_dummy2_1$Q_OUT;
// ports of submodule m_infoRam_3_rdReqQ_empty_dummy2_2
wire m_infoRam_3_rdReqQ_empty_dummy2_2$D_IN,
m_infoRam_3_rdReqQ_empty_dummy2_2$EN,
m_infoRam_3_rdReqQ_empty_dummy2_2$Q_OUT;
// ports of submodule m_infoRam_3_rdReqQ_enqP_dummy2_0
wire m_infoRam_3_rdReqQ_enqP_dummy2_0$D_IN,
m_infoRam_3_rdReqQ_enqP_dummy2_0$EN;
// ports of submodule m_infoRam_3_rdReqQ_enqP_dummy2_1
wire m_infoRam_3_rdReqQ_enqP_dummy2_1$D_IN,
m_infoRam_3_rdReqQ_enqP_dummy2_1$EN;
// ports of submodule m_infoRam_3_rdReqQ_full_dummy2_0
wire m_infoRam_3_rdReqQ_full_dummy2_0$D_IN,
m_infoRam_3_rdReqQ_full_dummy2_0$EN;
// ports of submodule m_infoRam_3_rdReqQ_full_dummy2_1
wire m_infoRam_3_rdReqQ_full_dummy2_1$D_IN,
m_infoRam_3_rdReqQ_full_dummy2_1$EN,
m_infoRam_3_rdReqQ_full_dummy2_1$Q_OUT;
// ports of submodule m_infoRam_3_rdReqQ_full_dummy2_2
wire m_infoRam_3_rdReqQ_full_dummy2_2$D_IN,
m_infoRam_3_rdReqQ_full_dummy2_2$EN,
m_infoRam_3_rdReqQ_full_dummy2_2$Q_OUT;
// ports of submodule m_infoRam_4_bram
wire [57 : 0] m_infoRam_4_bram$DIA,
m_infoRam_4_bram$DIB,
m_infoRam_4_bram$DOB;
wire [5 : 0] m_infoRam_4_bram$ADDRA, m_infoRam_4_bram$ADDRB;
wire m_infoRam_4_bram$ENA,
m_infoRam_4_bram$ENB,
m_infoRam_4_bram$WEA,
m_infoRam_4_bram$WEB;
// ports of submodule m_infoRam_4_rdReqQ_deqP_dummy2_0
wire m_infoRam_4_rdReqQ_deqP_dummy2_0$D_IN,
m_infoRam_4_rdReqQ_deqP_dummy2_0$EN;
// ports of submodule m_infoRam_4_rdReqQ_deqP_dummy2_1
wire m_infoRam_4_rdReqQ_deqP_dummy2_1$D_IN,
m_infoRam_4_rdReqQ_deqP_dummy2_1$EN;
// ports of submodule m_infoRam_4_rdReqQ_empty_dummy2_0
wire m_infoRam_4_rdReqQ_empty_dummy2_0$D_IN,
m_infoRam_4_rdReqQ_empty_dummy2_0$EN,
m_infoRam_4_rdReqQ_empty_dummy2_0$Q_OUT;
// ports of submodule m_infoRam_4_rdReqQ_empty_dummy2_1
wire m_infoRam_4_rdReqQ_empty_dummy2_1$D_IN,
m_infoRam_4_rdReqQ_empty_dummy2_1$EN,
m_infoRam_4_rdReqQ_empty_dummy2_1$Q_OUT;
// ports of submodule m_infoRam_4_rdReqQ_empty_dummy2_2
wire m_infoRam_4_rdReqQ_empty_dummy2_2$D_IN,
m_infoRam_4_rdReqQ_empty_dummy2_2$EN,
m_infoRam_4_rdReqQ_empty_dummy2_2$Q_OUT;
// ports of submodule m_infoRam_4_rdReqQ_enqP_dummy2_0
wire m_infoRam_4_rdReqQ_enqP_dummy2_0$D_IN,
m_infoRam_4_rdReqQ_enqP_dummy2_0$EN;
// ports of submodule m_infoRam_4_rdReqQ_enqP_dummy2_1
wire m_infoRam_4_rdReqQ_enqP_dummy2_1$D_IN,
m_infoRam_4_rdReqQ_enqP_dummy2_1$EN;
// ports of submodule m_infoRam_4_rdReqQ_full_dummy2_0
wire m_infoRam_4_rdReqQ_full_dummy2_0$D_IN,
m_infoRam_4_rdReqQ_full_dummy2_0$EN;
// ports of submodule m_infoRam_4_rdReqQ_full_dummy2_1
wire m_infoRam_4_rdReqQ_full_dummy2_1$D_IN,
m_infoRam_4_rdReqQ_full_dummy2_1$EN,
m_infoRam_4_rdReqQ_full_dummy2_1$Q_OUT;
// ports of submodule m_infoRam_4_rdReqQ_full_dummy2_2
wire m_infoRam_4_rdReqQ_full_dummy2_2$D_IN,
m_infoRam_4_rdReqQ_full_dummy2_2$EN,
m_infoRam_4_rdReqQ_full_dummy2_2$Q_OUT;
// ports of submodule m_infoRam_5_bram
wire [57 : 0] m_infoRam_5_bram$DIA,
m_infoRam_5_bram$DIB,
m_infoRam_5_bram$DOB;
wire [5 : 0] m_infoRam_5_bram$ADDRA, m_infoRam_5_bram$ADDRB;
wire m_infoRam_5_bram$ENA,
m_infoRam_5_bram$ENB,
m_infoRam_5_bram$WEA,
m_infoRam_5_bram$WEB;
// ports of submodule m_infoRam_5_rdReqQ_deqP_dummy2_0
wire m_infoRam_5_rdReqQ_deqP_dummy2_0$D_IN,
m_infoRam_5_rdReqQ_deqP_dummy2_0$EN;
// ports of submodule m_infoRam_5_rdReqQ_deqP_dummy2_1
wire m_infoRam_5_rdReqQ_deqP_dummy2_1$D_IN,
m_infoRam_5_rdReqQ_deqP_dummy2_1$EN;
// ports of submodule m_infoRam_5_rdReqQ_empty_dummy2_0
wire m_infoRam_5_rdReqQ_empty_dummy2_0$D_IN,
m_infoRam_5_rdReqQ_empty_dummy2_0$EN,
m_infoRam_5_rdReqQ_empty_dummy2_0$Q_OUT;
// ports of submodule m_infoRam_5_rdReqQ_empty_dummy2_1
wire m_infoRam_5_rdReqQ_empty_dummy2_1$D_IN,
m_infoRam_5_rdReqQ_empty_dummy2_1$EN,
m_infoRam_5_rdReqQ_empty_dummy2_1$Q_OUT;
// ports of submodule m_infoRam_5_rdReqQ_empty_dummy2_2
wire m_infoRam_5_rdReqQ_empty_dummy2_2$D_IN,
m_infoRam_5_rdReqQ_empty_dummy2_2$EN,
m_infoRam_5_rdReqQ_empty_dummy2_2$Q_OUT;
// ports of submodule m_infoRam_5_rdReqQ_enqP_dummy2_0
wire m_infoRam_5_rdReqQ_enqP_dummy2_0$D_IN,
m_infoRam_5_rdReqQ_enqP_dummy2_0$EN;
// ports of submodule m_infoRam_5_rdReqQ_enqP_dummy2_1
wire m_infoRam_5_rdReqQ_enqP_dummy2_1$D_IN,
m_infoRam_5_rdReqQ_enqP_dummy2_1$EN;
// ports of submodule m_infoRam_5_rdReqQ_full_dummy2_0
wire m_infoRam_5_rdReqQ_full_dummy2_0$D_IN,
m_infoRam_5_rdReqQ_full_dummy2_0$EN;
// ports of submodule m_infoRam_5_rdReqQ_full_dummy2_1
wire m_infoRam_5_rdReqQ_full_dummy2_1$D_IN,
m_infoRam_5_rdReqQ_full_dummy2_1$EN,
m_infoRam_5_rdReqQ_full_dummy2_1$Q_OUT;
// ports of submodule m_infoRam_5_rdReqQ_full_dummy2_2
wire m_infoRam_5_rdReqQ_full_dummy2_2$D_IN,
m_infoRam_5_rdReqQ_full_dummy2_2$EN,
m_infoRam_5_rdReqQ_full_dummy2_2$Q_OUT;
// ports of submodule m_infoRam_6_bram
wire [57 : 0] m_infoRam_6_bram$DIA,
m_infoRam_6_bram$DIB,
m_infoRam_6_bram$DOB;
wire [5 : 0] m_infoRam_6_bram$ADDRA, m_infoRam_6_bram$ADDRB;
wire m_infoRam_6_bram$ENA,
m_infoRam_6_bram$ENB,
m_infoRam_6_bram$WEA,
m_infoRam_6_bram$WEB;
// ports of submodule m_infoRam_6_rdReqQ_deqP_dummy2_0
wire m_infoRam_6_rdReqQ_deqP_dummy2_0$D_IN,
m_infoRam_6_rdReqQ_deqP_dummy2_0$EN;
// ports of submodule m_infoRam_6_rdReqQ_deqP_dummy2_1
wire m_infoRam_6_rdReqQ_deqP_dummy2_1$D_IN,
m_infoRam_6_rdReqQ_deqP_dummy2_1$EN;
// ports of submodule m_infoRam_6_rdReqQ_empty_dummy2_0
wire m_infoRam_6_rdReqQ_empty_dummy2_0$D_IN,
m_infoRam_6_rdReqQ_empty_dummy2_0$EN,
m_infoRam_6_rdReqQ_empty_dummy2_0$Q_OUT;
// ports of submodule m_infoRam_6_rdReqQ_empty_dummy2_1
wire m_infoRam_6_rdReqQ_empty_dummy2_1$D_IN,
m_infoRam_6_rdReqQ_empty_dummy2_1$EN,
m_infoRam_6_rdReqQ_empty_dummy2_1$Q_OUT;
// ports of submodule m_infoRam_6_rdReqQ_empty_dummy2_2
wire m_infoRam_6_rdReqQ_empty_dummy2_2$D_IN,
m_infoRam_6_rdReqQ_empty_dummy2_2$EN,
m_infoRam_6_rdReqQ_empty_dummy2_2$Q_OUT;
// ports of submodule m_infoRam_6_rdReqQ_enqP_dummy2_0
wire m_infoRam_6_rdReqQ_enqP_dummy2_0$D_IN,
m_infoRam_6_rdReqQ_enqP_dummy2_0$EN;
// ports of submodule m_infoRam_6_rdReqQ_enqP_dummy2_1
wire m_infoRam_6_rdReqQ_enqP_dummy2_1$D_IN,
m_infoRam_6_rdReqQ_enqP_dummy2_1$EN;
// ports of submodule m_infoRam_6_rdReqQ_full_dummy2_0
wire m_infoRam_6_rdReqQ_full_dummy2_0$D_IN,
m_infoRam_6_rdReqQ_full_dummy2_0$EN;
// ports of submodule m_infoRam_6_rdReqQ_full_dummy2_1
wire m_infoRam_6_rdReqQ_full_dummy2_1$D_IN,
m_infoRam_6_rdReqQ_full_dummy2_1$EN,
m_infoRam_6_rdReqQ_full_dummy2_1$Q_OUT;
// ports of submodule m_infoRam_6_rdReqQ_full_dummy2_2
wire m_infoRam_6_rdReqQ_full_dummy2_2$D_IN,
m_infoRam_6_rdReqQ_full_dummy2_2$EN,
m_infoRam_6_rdReqQ_full_dummy2_2$Q_OUT;
// ports of submodule m_infoRam_7_bram
wire [57 : 0] m_infoRam_7_bram$DIA,
m_infoRam_7_bram$DIB,
m_infoRam_7_bram$DOB;
wire [5 : 0] m_infoRam_7_bram$ADDRA, m_infoRam_7_bram$ADDRB;
wire m_infoRam_7_bram$ENA,
m_infoRam_7_bram$ENB,
m_infoRam_7_bram$WEA,
m_infoRam_7_bram$WEB;
// ports of submodule m_infoRam_7_rdReqQ_deqP_dummy2_0
wire m_infoRam_7_rdReqQ_deqP_dummy2_0$D_IN,
m_infoRam_7_rdReqQ_deqP_dummy2_0$EN;
// ports of submodule m_infoRam_7_rdReqQ_deqP_dummy2_1
wire m_infoRam_7_rdReqQ_deqP_dummy2_1$D_IN,
m_infoRam_7_rdReqQ_deqP_dummy2_1$EN;
// ports of submodule m_infoRam_7_rdReqQ_empty_dummy2_0
wire m_infoRam_7_rdReqQ_empty_dummy2_0$D_IN,
m_infoRam_7_rdReqQ_empty_dummy2_0$EN,
m_infoRam_7_rdReqQ_empty_dummy2_0$Q_OUT;
// ports of submodule m_infoRam_7_rdReqQ_empty_dummy2_1
wire m_infoRam_7_rdReqQ_empty_dummy2_1$D_IN,
m_infoRam_7_rdReqQ_empty_dummy2_1$EN,
m_infoRam_7_rdReqQ_empty_dummy2_1$Q_OUT;
// ports of submodule m_infoRam_7_rdReqQ_empty_dummy2_2
wire m_infoRam_7_rdReqQ_empty_dummy2_2$D_IN,
m_infoRam_7_rdReqQ_empty_dummy2_2$EN,
m_infoRam_7_rdReqQ_empty_dummy2_2$Q_OUT;
// ports of submodule m_infoRam_7_rdReqQ_enqP_dummy2_0
wire m_infoRam_7_rdReqQ_enqP_dummy2_0$D_IN,
m_infoRam_7_rdReqQ_enqP_dummy2_0$EN;
// ports of submodule m_infoRam_7_rdReqQ_enqP_dummy2_1
wire m_infoRam_7_rdReqQ_enqP_dummy2_1$D_IN,
m_infoRam_7_rdReqQ_enqP_dummy2_1$EN;
// ports of submodule m_infoRam_7_rdReqQ_full_dummy2_0
wire m_infoRam_7_rdReqQ_full_dummy2_0$D_IN,
m_infoRam_7_rdReqQ_full_dummy2_0$EN;
// ports of submodule m_infoRam_7_rdReqQ_full_dummy2_1
wire m_infoRam_7_rdReqQ_full_dummy2_1$D_IN,
m_infoRam_7_rdReqQ_full_dummy2_1$EN,
m_infoRam_7_rdReqQ_full_dummy2_1$Q_OUT;
// ports of submodule m_infoRam_7_rdReqQ_full_dummy2_2
wire m_infoRam_7_rdReqQ_full_dummy2_2$D_IN,
m_infoRam_7_rdReqQ_full_dummy2_2$EN,
m_infoRam_7_rdReqQ_full_dummy2_2$Q_OUT;
// ports of submodule m_pipe_enq2Mat_dummy2_0
wire m_pipe_enq2Mat_dummy2_0$D_IN,
m_pipe_enq2Mat_dummy2_0$EN,
m_pipe_enq2Mat_dummy2_0$Q_OUT;
// ports of submodule m_pipe_enq2Mat_dummy2_1
wire m_pipe_enq2Mat_dummy2_1$D_IN,
m_pipe_enq2Mat_dummy2_1$EN,
m_pipe_enq2Mat_dummy2_1$Q_OUT;
// ports of submodule m_pipe_enq2Mat_dummy2_2
wire m_pipe_enq2Mat_dummy2_2$D_IN,
m_pipe_enq2Mat_dummy2_2$EN,
m_pipe_enq2Mat_dummy2_2$Q_OUT;
// ports of submodule m_pipe_mat2Out_dummy2_0
wire m_pipe_mat2Out_dummy2_0$D_IN,
m_pipe_mat2Out_dummy2_0$EN,
m_pipe_mat2Out_dummy2_0$Q_OUT;
// ports of submodule m_pipe_mat2Out_dummy2_1
wire m_pipe_mat2Out_dummy2_1$D_IN,
m_pipe_mat2Out_dummy2_1$EN,
m_pipe_mat2Out_dummy2_1$Q_OUT;
// ports of submodule m_repRam_rdReqQ_deqP_dummy2_0
wire m_repRam_rdReqQ_deqP_dummy2_0$D_IN, m_repRam_rdReqQ_deqP_dummy2_0$EN;
// ports of submodule m_repRam_rdReqQ_deqP_dummy2_1
wire m_repRam_rdReqQ_deqP_dummy2_1$D_IN, m_repRam_rdReqQ_deqP_dummy2_1$EN;
// ports of submodule m_repRam_rdReqQ_empty_dummy2_0
wire m_repRam_rdReqQ_empty_dummy2_0$D_IN,
m_repRam_rdReqQ_empty_dummy2_0$EN,
m_repRam_rdReqQ_empty_dummy2_0$Q_OUT;
// ports of submodule m_repRam_rdReqQ_empty_dummy2_1
wire m_repRam_rdReqQ_empty_dummy2_1$D_IN,
m_repRam_rdReqQ_empty_dummy2_1$EN,
m_repRam_rdReqQ_empty_dummy2_1$Q_OUT;
// ports of submodule m_repRam_rdReqQ_empty_dummy2_2
wire m_repRam_rdReqQ_empty_dummy2_2$D_IN,
m_repRam_rdReqQ_empty_dummy2_2$EN,
m_repRam_rdReqQ_empty_dummy2_2$Q_OUT;
// ports of submodule m_repRam_rdReqQ_enqP_dummy2_0
wire m_repRam_rdReqQ_enqP_dummy2_0$D_IN, m_repRam_rdReqQ_enqP_dummy2_0$EN;
// ports of submodule m_repRam_rdReqQ_enqP_dummy2_1
wire m_repRam_rdReqQ_enqP_dummy2_1$D_IN, m_repRam_rdReqQ_enqP_dummy2_1$EN;
// ports of submodule m_repRam_rdReqQ_full_dummy2_0
wire m_repRam_rdReqQ_full_dummy2_0$D_IN, m_repRam_rdReqQ_full_dummy2_0$EN;
// ports of submodule m_repRam_rdReqQ_full_dummy2_1
wire m_repRam_rdReqQ_full_dummy2_1$D_IN,
m_repRam_rdReqQ_full_dummy2_1$EN,
m_repRam_rdReqQ_full_dummy2_1$Q_OUT;
// ports of submodule m_repRam_rdReqQ_full_dummy2_2
wire m_repRam_rdReqQ_full_dummy2_2$D_IN,
m_repRam_rdReqQ_full_dummy2_2$EN,
m_repRam_rdReqQ_full_dummy2_2$Q_OUT;
// rule scheduling signals
wire CAN_FIRE_RL_m_dataRam_rdReqQ_empty_canon,
CAN_FIRE_RL_m_dataRam_rdReqQ_full_canon,
CAN_FIRE_RL_m_doInit,
CAN_FIRE_RL_m_infoRam_0_rdReqQ_empty_canon,
CAN_FIRE_RL_m_infoRam_0_rdReqQ_full_canon,
CAN_FIRE_RL_m_infoRam_1_rdReqQ_empty_canon,
CAN_FIRE_RL_m_infoRam_1_rdReqQ_full_canon,
CAN_FIRE_RL_m_infoRam_2_rdReqQ_empty_canon,
CAN_FIRE_RL_m_infoRam_2_rdReqQ_full_canon,
CAN_FIRE_RL_m_infoRam_3_rdReqQ_empty_canon,
CAN_FIRE_RL_m_infoRam_3_rdReqQ_full_canon,
CAN_FIRE_RL_m_infoRam_4_rdReqQ_empty_canon,
CAN_FIRE_RL_m_infoRam_4_rdReqQ_full_canon,
CAN_FIRE_RL_m_infoRam_5_rdReqQ_empty_canon,
CAN_FIRE_RL_m_infoRam_5_rdReqQ_full_canon,
CAN_FIRE_RL_m_infoRam_6_rdReqQ_empty_canon,
CAN_FIRE_RL_m_infoRam_6_rdReqQ_full_canon,
CAN_FIRE_RL_m_infoRam_7_rdReqQ_empty_canon,
CAN_FIRE_RL_m_infoRam_7_rdReqQ_full_canon,
CAN_FIRE_RL_m_pipe_doMatch_bypass,
CAN_FIRE_RL_m_pipe_doTagMatch,
CAN_FIRE_RL_m_pipe_enq2Mat_canon,
CAN_FIRE_RL_m_pipe_mat2Out_canon,
CAN_FIRE_RL_m_randRep_tick,
CAN_FIRE_RL_m_repRam_rdReqQ_empty_canon,
CAN_FIRE_RL_m_repRam_rdReqQ_full_canon,
CAN_FIRE_deqWrite,
CAN_FIRE_send,
WILL_FIRE_RL_m_dataRam_rdReqQ_empty_canon,
WILL_FIRE_RL_m_dataRam_rdReqQ_full_canon,
WILL_FIRE_RL_m_doInit,
WILL_FIRE_RL_m_infoRam_0_rdReqQ_empty_canon,
WILL_FIRE_RL_m_infoRam_0_rdReqQ_full_canon,
WILL_FIRE_RL_m_infoRam_1_rdReqQ_empty_canon,
WILL_FIRE_RL_m_infoRam_1_rdReqQ_full_canon,
WILL_FIRE_RL_m_infoRam_2_rdReqQ_empty_canon,
WILL_FIRE_RL_m_infoRam_2_rdReqQ_full_canon,
WILL_FIRE_RL_m_infoRam_3_rdReqQ_empty_canon,
WILL_FIRE_RL_m_infoRam_3_rdReqQ_full_canon,
WILL_FIRE_RL_m_infoRam_4_rdReqQ_empty_canon,
WILL_FIRE_RL_m_infoRam_4_rdReqQ_full_canon,
WILL_FIRE_RL_m_infoRam_5_rdReqQ_empty_canon,
WILL_FIRE_RL_m_infoRam_5_rdReqQ_full_canon,
WILL_FIRE_RL_m_infoRam_6_rdReqQ_empty_canon,
WILL_FIRE_RL_m_infoRam_6_rdReqQ_full_canon,
WILL_FIRE_RL_m_infoRam_7_rdReqQ_empty_canon,
WILL_FIRE_RL_m_infoRam_7_rdReqQ_full_canon,
WILL_FIRE_RL_m_pipe_doMatch_bypass,
WILL_FIRE_RL_m_pipe_doTagMatch,
WILL_FIRE_RL_m_pipe_enq2Mat_canon,
WILL_FIRE_RL_m_pipe_mat2Out_canon,
WILL_FIRE_RL_m_randRep_tick,
WILL_FIRE_RL_m_repRam_rdReqQ_empty_canon,
WILL_FIRE_RL_m_repRam_rdReqQ_full_canon,
WILL_FIRE_deqWrite,
WILL_FIRE_send;
// inputs to muxes for submodule ports
wire MUX_m_infoRam_0_bram$a_put_1__SEL_1,
MUX_m_infoRam_1_bram$a_put_1__SEL_1,
MUX_m_infoRam_2_bram$a_put_1__SEL_1,
MUX_m_infoRam_3_bram$a_put_1__SEL_1,
MUX_m_infoRam_4_bram$a_put_1__SEL_1,
MUX_m_infoRam_5_bram$a_put_1__SEL_1,
MUX_m_infoRam_6_bram$a_put_1__SEL_1,
MUX_m_infoRam_7_bram$a_put_1__SEL_1;
// remaining internal signals
reg [471 : 0] IF_send_r_BITS_583_TO_582_749_EQ_0_750_THEN_m__ETC___d1890;
reg [68 : 0] CASE_m_pipe_enq2Mat_rl_BITS_1058_TO_1057_0_0_C_ETC__q3,
CASE_send_r_BITS_583_TO_582_0_0_CONCAT_send_r__ETC__q4;
reg [51 : 0] y_avValue_info_tag__h96135;
reg [3 : 0] CASE_send_r_BITS_583_TO_582_0_2_1_2_2_CONCAT_s_ETC__q5;
reg [2 : 0] SEL_ARR_IF_IF_m_pipe_enq2Mat_lat_0_whas__17_TH_ETC___d1723;
reg [1 : 0] CASE_m_pipe_enq2Mat_rl_BITS_3_TO_2_0_m_pipe_en_ETC__q2,
SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1694;
reg CASE_m_randRep_randWay_07_0_NOT_m_pipe_enq2Mat_ETC___d1508,
IF_send_r_BITS_583_TO_582_749_EQ_0_750_THEN_m__ETC___d1892,
SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1484,
SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1696;
wire [989 : 0] IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1112;
wire [570 : 0] SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1745;
wire [517 : 0] IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d759;
wire [511 : 0] IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d725,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d727,
IF_m_pipe_mat2Out_dummy2_0_read__999_AND_m_pip_ETC___d2039,
IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pipe_m_ETC___d858;
wire [68 : 0] IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pip_ETC___d1680,
IF_IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pip_ETC___d268,
IF_IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pip_ETC___d805;
wire [66 : 0] IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d247,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d249,
IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pipe_m_ETC___d790;
wire [65 : 0] IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d262,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d264,
IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pipe_m_ETC___d801;
wire [63 : 0] IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1238,
IF_m_pipe_enq2Mat_dummy2_0_read__66_AND_m_pipe_ETC__q1,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1245,
addr__h134631,
addr__h81493;
wire [51 : 0] IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d287,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d340,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d394,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d448,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d502,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d556,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d610,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d664,
b__h82759,
b__h84440,
b__h84749,
b__h85047,
b__h85367,
b__h85665,
b__h85974,
b__h86272,
x__h55047,
x__h55512,
x__h55965,
x__h56418,
x__h56871,
x__h57324,
x__h57777,
x__h58230,
x__h62508,
x__h66264,
x__h66701,
x__h67041,
x__h67381,
x__h67721,
x__h68061,
x__h68401,
x__h68741;
wire [4 : 0] IF_m_pipe_mat2Out_dummy2_0_read__999_AND_m_pip_ETC___d2026;
wire [3 : 0] IF_IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pip_ETC___d758;
wire [2 : 0] IF_IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND__ETC___d1606,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1003,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1027,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1051,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1075,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1099,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d931,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d955,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d979,
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1575,
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1578,
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1590,
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1593,
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1594,
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1598,
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1601,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d315,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d368,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d422,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d476,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d530,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d584,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d638,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d692,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d317,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d370,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d424,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d478,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d532,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d586,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d640,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d694,
IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pipe_m_ETC___d840,
value__h91844,
way__h92005,
x__h62483,
y_avValue_way__h91991;
wire [1 : 0] IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1020,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1044,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1068,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1092,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d920,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d948,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d972,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d996,
IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_ETC___d1695,
IF_IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pip_ETC___d749,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1230,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1255,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1271,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1299,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1318,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1334,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1349,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1378,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d294,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d347,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d401,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d455,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d509,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d563,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d617,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d671,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d754,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d296,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d349,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d403,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d457,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d511,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d565,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d619,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d673,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d756,
IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pipe_m_ETC___d825;
wire IF_IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75__ETC___d1557,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1023,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1047,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1071,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1095,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d925,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d951,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d975,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d999,
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1386,
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1387,
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1388,
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1391,
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1394,
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1395,
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1396,
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1558,
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1559,
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1644,
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1651,
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1652,
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1655,
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1657,
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1658,
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1660,
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1662,
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1663,
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1665,
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1670,
IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_ETC___d1638,
IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_ETC___d1639,
IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_ETC___d1641,
IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_ETC___d1642,
IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_ETC___d1645,
IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_ETC___d1646,
IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_ETC___d1648,
IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_ETC___d1649,
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1290,
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1366,
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1425,
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1463,
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1486,
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1491,
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1493,
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1498,
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1501,
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1531,
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1534,
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1536,
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1549,
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1248,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1260,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1277,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1304,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1308,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1324,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1340,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1355,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1384,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1401,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1407,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1411,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1418,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1429,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1433,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1436,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1441,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1448,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1454,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1458,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1466,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1471,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1474,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1478,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1481,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1504,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1515,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1517,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1520,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1522,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1525,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1543,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1565,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1586,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1633,
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1636,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d1216,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d1555,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d1610,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d229,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d280,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d333,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d387,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d441,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d495,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d549,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d603,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d657,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1404,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1629,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d222,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d240,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d255,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d273,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d301,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d326,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d354,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d380,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d408,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d434,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d462,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d488,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d516,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d542,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d570,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d596,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d624,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d650,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d678,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d711,
IF_m_pipe_enq2Mat_lat_1_whas__14_THEN_m_pipe_e_ETC___d705,
IF_m_pipe_enq2Mat_lat_1_whas__14_THEN_m_pipe_e_ETC___d739,
IF_m_pipe_enq2Mat_lat_1_whas__14_THEN_m_pipe_e_ETC___d747,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d224,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d242,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d257,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d275,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d303,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d328,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d356,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d382,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d410,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d436,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d464,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d490,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d518,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d544,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d572,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d598,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d626,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d652,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d680,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d713,
IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pipe_m_ETC___d772,
IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pipe_m_ETC___d785,
IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pipe_m_ETC___d796,
IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pipe_m_ETC___d815,
IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pipe_m_ETC___d830,
IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pipe_m_ETC___d848,
NOT_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m__ETC___d1361,
NOT_SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__6_ETC___d1542,
NOT_m_dataRam_rdReqQ_empty_dummy2_0_read__042__ETC___d2051,
NOT_m_infoRam_0_rdReqQ_empty_dummy2_0_read__11_ETC___d1123,
NOT_m_infoRam_1_rdReqQ_empty_dummy2_0_read__12_ETC___d1133,
NOT_m_infoRam_1_rdReqQ_empty_dummy2_0_read__12_ETC___d1619,
NOT_m_infoRam_1_rdReqQ_full_dummy2_1_read__917_ETC___d1998,
NOT_m_infoRam_2_rdReqQ_empty_dummy2_0_read__13_ETC___d1143,
NOT_m_infoRam_3_rdReqQ_empty_dummy2_0_read__14_ETC___d1153,
NOT_m_infoRam_4_rdReqQ_empty_dummy2_0_read__15_ETC___d1163,
NOT_m_infoRam_4_rdReqQ_full_dummy2_1_read__944_ETC___d1995,
NOT_m_infoRam_5_rdReqQ_empty_dummy2_0_read__16_ETC___d1173,
NOT_m_infoRam_6_rdReqQ_empty_dummy2_0_read__17_ETC___d1183,
NOT_m_infoRam_7_rdReqQ_empty_dummy2_0_read__18_ETC___d1193,
NOT_m_infoRam_7_rdReqQ_empty_dummy2_0_read__18_ETC___d1613,
NOT_m_infoRam_7_rdReqQ_full_dummy2_1_read__971_ETC___d1992,
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1219,
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1221,
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1264,
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1265,
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1279,
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1282,
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1289,
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1292,
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1310,
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1327,
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1343,
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1357,
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1360,
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1414,
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1421,
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1424,
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1437,
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1457,
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1489,
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1529,
NOT_m_pipe_mat2Out_dummy2_1_read__621_622_OR_I_ETC___d1623,
_0_OR_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_p_ETC___d1287,
_0_OR_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_p_ETC___d1362,
_0_OR_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_p_ETC___d1422,
_0_OR_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_p_ETC___d1459,
m_pipe_bypass_wget__86_BITS_572_TO_570_03_EQ_I_ETC___d1728,
m_pipe_bypass_whas__65_AND_m_pipe_bypass_wget__ETC___d1730,
m_pipe_enq2Mat_dummy2_0_read__66_AND_m_pipe_en_ETC___d871,
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1226,
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1239,
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1251,
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1267,
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1295,
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1314,
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1330,
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1345,
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1374,
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1400,
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1417,
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1440,
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1447,
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1453,
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1465,
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1470,
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1477,
m_pipe_mat2Out_dummy2_0_read__999_AND_m_pipe_m_ETC___d2041;
// action method send
assign RDY_send =
(!m_infoRam_0_rdReqQ_full_dummy2_1$Q_OUT ||
!m_infoRam_0_rdReqQ_full_dummy2_2$Q_OUT ||
CAN_FIRE_RL_m_pipe_doTagMatch ||
!m_infoRam_0_rdReqQ_full_rl) &&
NOT_m_infoRam_1_rdReqQ_full_dummy2_1_read__917_ETC___d1998 ;
assign CAN_FIRE_send = RDY_send ;
assign WILL_FIRE_send = EN_send ;
// value method first
assign first =
{ IF_m_pipe_mat2Out_dummy2_0_read__999_AND_m_pip_ETC___d2026,
m_pipe_mat2Out_rl[574:517],
!m_pipe_mat2Out_dummy2_0$Q_OUT ||
!m_pipe_mat2Out_dummy2_1$Q_OUT ||
!m_pipe_mat2Out_rl[644] ||
m_pipe_mat2Out_rl[516],
m_pipe_mat2Out_rl[515:513],
IF_m_pipe_mat2Out_dummy2_0_read__999_AND_m_pip_ETC___d2039 } ;
assign RDY_first =
m_pipe_mat2Out_dummy2_0_read__999_AND_m_pipe_m_ETC___d2041 &&
(m_pipe_mat2Out_rl[512] ||
NOT_m_dataRam_rdReqQ_empty_dummy2_0_read__042__ETC___d2051) ;
// action method deqWrite
assign RDY_deqWrite =
m_pipe_mat2Out_dummy2_0_read__999_AND_m_pipe_m_ETC___d2041 &&
NOT_m_dataRam_rdReqQ_empty_dummy2_0_read__042__ETC___d2051 ;
assign CAN_FIRE_deqWrite =
m_pipe_mat2Out_dummy2_0_read__999_AND_m_pipe_m_ETC___d2041 &&
NOT_m_dataRam_rdReqQ_empty_dummy2_0_read__042__ETC___d2051 ;
assign WILL_FIRE_deqWrite = EN_deqWrite ;
// submodule m_dataRam_bram
BRAM2 #(.PIPELINED(1'd0),
.ADDR_WIDTH(32'd9),
.DATA_WIDTH(32'd512),
.MEMSIZE(10'd512)) m_dataRam_bram(.CLKA(CLK),
.CLKB(CLK),
.ADDRA(m_dataRam_bram$ADDRA),
.ADDRB(m_dataRam_bram$ADDRB),
.DIA(m_dataRam_bram$DIA),
.DIB(m_dataRam_bram$DIB),
.WEA(m_dataRam_bram$WEA),
.WEB(m_dataRam_bram$WEB),
.ENA(m_dataRam_bram$ENA),
.ENB(m_dataRam_bram$ENB),
.DOA(),
.DOB(m_dataRam_bram$DOB));
// submodule m_dataRam_rdReqQ_deqP_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_dataRam_rdReqQ_deqP_dummy2_0(.CLK(CLK),
.D_IN(m_dataRam_rdReqQ_deqP_dummy2_0$D_IN),
.EN(m_dataRam_rdReqQ_deqP_dummy2_0$EN),
.Q_OUT());
// submodule m_dataRam_rdReqQ_deqP_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_dataRam_rdReqQ_deqP_dummy2_1(.CLK(CLK),
.D_IN(m_dataRam_rdReqQ_deqP_dummy2_1$D_IN),
.EN(m_dataRam_rdReqQ_deqP_dummy2_1$EN),
.Q_OUT());
// submodule m_dataRam_rdReqQ_empty_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_dataRam_rdReqQ_empty_dummy2_0(.CLK(CLK),
.D_IN(m_dataRam_rdReqQ_empty_dummy2_0$D_IN),
.EN(m_dataRam_rdReqQ_empty_dummy2_0$EN),
.Q_OUT(m_dataRam_rdReqQ_empty_dummy2_0$Q_OUT));
// submodule m_dataRam_rdReqQ_empty_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_dataRam_rdReqQ_empty_dummy2_1(.CLK(CLK),
.D_IN(m_dataRam_rdReqQ_empty_dummy2_1$D_IN),
.EN(m_dataRam_rdReqQ_empty_dummy2_1$EN),
.Q_OUT(m_dataRam_rdReqQ_empty_dummy2_1$Q_OUT));
// submodule m_dataRam_rdReqQ_empty_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) m_dataRam_rdReqQ_empty_dummy2_2(.CLK(CLK),
.D_IN(m_dataRam_rdReqQ_empty_dummy2_2$D_IN),
.EN(m_dataRam_rdReqQ_empty_dummy2_2$EN),
.Q_OUT(m_dataRam_rdReqQ_empty_dummy2_2$Q_OUT));
// submodule m_dataRam_rdReqQ_enqP_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_dataRam_rdReqQ_enqP_dummy2_0(.CLK(CLK),
.D_IN(m_dataRam_rdReqQ_enqP_dummy2_0$D_IN),
.EN(m_dataRam_rdReqQ_enqP_dummy2_0$EN),
.Q_OUT());
// submodule m_dataRam_rdReqQ_enqP_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_dataRam_rdReqQ_enqP_dummy2_1(.CLK(CLK),
.D_IN(m_dataRam_rdReqQ_enqP_dummy2_1$D_IN),
.EN(m_dataRam_rdReqQ_enqP_dummy2_1$EN),
.Q_OUT());
// submodule m_dataRam_rdReqQ_full_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_dataRam_rdReqQ_full_dummy2_0(.CLK(CLK),
.D_IN(m_dataRam_rdReqQ_full_dummy2_0$D_IN),
.EN(m_dataRam_rdReqQ_full_dummy2_0$EN),
.Q_OUT());
// submodule m_dataRam_rdReqQ_full_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_dataRam_rdReqQ_full_dummy2_1(.CLK(CLK),
.D_IN(m_dataRam_rdReqQ_full_dummy2_1$D_IN),
.EN(m_dataRam_rdReqQ_full_dummy2_1$EN),
.Q_OUT(m_dataRam_rdReqQ_full_dummy2_1$Q_OUT));
// submodule m_dataRam_rdReqQ_full_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) m_dataRam_rdReqQ_full_dummy2_2(.CLK(CLK),
.D_IN(m_dataRam_rdReqQ_full_dummy2_2$D_IN),
.EN(m_dataRam_rdReqQ_full_dummy2_2$EN),
.Q_OUT(m_dataRam_rdReqQ_full_dummy2_2$Q_OUT));
// submodule m_infoRam_0_bram
BRAM2 #(.PIPELINED(1'd0),
.ADDR_WIDTH(32'd6),
.DATA_WIDTH(32'd58),
.MEMSIZE(7'd64)) m_infoRam_0_bram(.CLKA(CLK),
.CLKB(CLK),
.ADDRA(m_infoRam_0_bram$ADDRA),
.ADDRB(m_infoRam_0_bram$ADDRB),
.DIA(m_infoRam_0_bram$DIA),
.DIB(m_infoRam_0_bram$DIB),
.WEA(m_infoRam_0_bram$WEA),
.WEB(m_infoRam_0_bram$WEB),
.ENA(m_infoRam_0_bram$ENA),
.ENB(m_infoRam_0_bram$ENB),
.DOA(),
.DOB(m_infoRam_0_bram$DOB));
// submodule m_infoRam_0_rdReqQ_deqP_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_0_rdReqQ_deqP_dummy2_0(.CLK(CLK),
.D_IN(m_infoRam_0_rdReqQ_deqP_dummy2_0$D_IN),
.EN(m_infoRam_0_rdReqQ_deqP_dummy2_0$EN),
.Q_OUT());
// submodule m_infoRam_0_rdReqQ_deqP_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_0_rdReqQ_deqP_dummy2_1(.CLK(CLK),
.D_IN(m_infoRam_0_rdReqQ_deqP_dummy2_1$D_IN),
.EN(m_infoRam_0_rdReqQ_deqP_dummy2_1$EN),
.Q_OUT());
// submodule m_infoRam_0_rdReqQ_empty_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_0_rdReqQ_empty_dummy2_0(.CLK(CLK),
.D_IN(m_infoRam_0_rdReqQ_empty_dummy2_0$D_IN),
.EN(m_infoRam_0_rdReqQ_empty_dummy2_0$EN),
.Q_OUT(m_infoRam_0_rdReqQ_empty_dummy2_0$Q_OUT));
// submodule m_infoRam_0_rdReqQ_empty_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_0_rdReqQ_empty_dummy2_1(.CLK(CLK),
.D_IN(m_infoRam_0_rdReqQ_empty_dummy2_1$D_IN),
.EN(m_infoRam_0_rdReqQ_empty_dummy2_1$EN),
.Q_OUT(m_infoRam_0_rdReqQ_empty_dummy2_1$Q_OUT));
// submodule m_infoRam_0_rdReqQ_empty_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_0_rdReqQ_empty_dummy2_2(.CLK(CLK),
.D_IN(m_infoRam_0_rdReqQ_empty_dummy2_2$D_IN),
.EN(m_infoRam_0_rdReqQ_empty_dummy2_2$EN),
.Q_OUT(m_infoRam_0_rdReqQ_empty_dummy2_2$Q_OUT));
// submodule m_infoRam_0_rdReqQ_enqP_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_0_rdReqQ_enqP_dummy2_0(.CLK(CLK),
.D_IN(m_infoRam_0_rdReqQ_enqP_dummy2_0$D_IN),
.EN(m_infoRam_0_rdReqQ_enqP_dummy2_0$EN),
.Q_OUT());
// submodule m_infoRam_0_rdReqQ_enqP_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_0_rdReqQ_enqP_dummy2_1(.CLK(CLK),
.D_IN(m_infoRam_0_rdReqQ_enqP_dummy2_1$D_IN),
.EN(m_infoRam_0_rdReqQ_enqP_dummy2_1$EN),
.Q_OUT());
// submodule m_infoRam_0_rdReqQ_full_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_0_rdReqQ_full_dummy2_0(.CLK(CLK),
.D_IN(m_infoRam_0_rdReqQ_full_dummy2_0$D_IN),
.EN(m_infoRam_0_rdReqQ_full_dummy2_0$EN),
.Q_OUT());
// submodule m_infoRam_0_rdReqQ_full_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_0_rdReqQ_full_dummy2_1(.CLK(CLK),
.D_IN(m_infoRam_0_rdReqQ_full_dummy2_1$D_IN),
.EN(m_infoRam_0_rdReqQ_full_dummy2_1$EN),
.Q_OUT(m_infoRam_0_rdReqQ_full_dummy2_1$Q_OUT));
// submodule m_infoRam_0_rdReqQ_full_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_0_rdReqQ_full_dummy2_2(.CLK(CLK),
.D_IN(m_infoRam_0_rdReqQ_full_dummy2_2$D_IN),
.EN(m_infoRam_0_rdReqQ_full_dummy2_2$EN),
.Q_OUT(m_infoRam_0_rdReqQ_full_dummy2_2$Q_OUT));
// submodule m_infoRam_1_bram
BRAM2 #(.PIPELINED(1'd0),
.ADDR_WIDTH(32'd6),
.DATA_WIDTH(32'd58),
.MEMSIZE(7'd64)) m_infoRam_1_bram(.CLKA(CLK),
.CLKB(CLK),
.ADDRA(m_infoRam_1_bram$ADDRA),
.ADDRB(m_infoRam_1_bram$ADDRB),
.DIA(m_infoRam_1_bram$DIA),
.DIB(m_infoRam_1_bram$DIB),
.WEA(m_infoRam_1_bram$WEA),
.WEB(m_infoRam_1_bram$WEB),
.ENA(m_infoRam_1_bram$ENA),
.ENB(m_infoRam_1_bram$ENB),
.DOA(),
.DOB(m_infoRam_1_bram$DOB));
// submodule m_infoRam_1_rdReqQ_deqP_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_1_rdReqQ_deqP_dummy2_0(.CLK(CLK),
.D_IN(m_infoRam_1_rdReqQ_deqP_dummy2_0$D_IN),
.EN(m_infoRam_1_rdReqQ_deqP_dummy2_0$EN),
.Q_OUT());
// submodule m_infoRam_1_rdReqQ_deqP_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_1_rdReqQ_deqP_dummy2_1(.CLK(CLK),
.D_IN(m_infoRam_1_rdReqQ_deqP_dummy2_1$D_IN),
.EN(m_infoRam_1_rdReqQ_deqP_dummy2_1$EN),
.Q_OUT());
// submodule m_infoRam_1_rdReqQ_empty_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_1_rdReqQ_empty_dummy2_0(.CLK(CLK),
.D_IN(m_infoRam_1_rdReqQ_empty_dummy2_0$D_IN),
.EN(m_infoRam_1_rdReqQ_empty_dummy2_0$EN),
.Q_OUT(m_infoRam_1_rdReqQ_empty_dummy2_0$Q_OUT));
// submodule m_infoRam_1_rdReqQ_empty_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_1_rdReqQ_empty_dummy2_1(.CLK(CLK),
.D_IN(m_infoRam_1_rdReqQ_empty_dummy2_1$D_IN),
.EN(m_infoRam_1_rdReqQ_empty_dummy2_1$EN),
.Q_OUT(m_infoRam_1_rdReqQ_empty_dummy2_1$Q_OUT));
// submodule m_infoRam_1_rdReqQ_empty_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_1_rdReqQ_empty_dummy2_2(.CLK(CLK),
.D_IN(m_infoRam_1_rdReqQ_empty_dummy2_2$D_IN),
.EN(m_infoRam_1_rdReqQ_empty_dummy2_2$EN),
.Q_OUT(m_infoRam_1_rdReqQ_empty_dummy2_2$Q_OUT));
// submodule m_infoRam_1_rdReqQ_enqP_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_1_rdReqQ_enqP_dummy2_0(.CLK(CLK),
.D_IN(m_infoRam_1_rdReqQ_enqP_dummy2_0$D_IN),
.EN(m_infoRam_1_rdReqQ_enqP_dummy2_0$EN),
.Q_OUT());
// submodule m_infoRam_1_rdReqQ_enqP_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_1_rdReqQ_enqP_dummy2_1(.CLK(CLK),
.D_IN(m_infoRam_1_rdReqQ_enqP_dummy2_1$D_IN),
.EN(m_infoRam_1_rdReqQ_enqP_dummy2_1$EN),
.Q_OUT());
// submodule m_infoRam_1_rdReqQ_full_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_1_rdReqQ_full_dummy2_0(.CLK(CLK),
.D_IN(m_infoRam_1_rdReqQ_full_dummy2_0$D_IN),
.EN(m_infoRam_1_rdReqQ_full_dummy2_0$EN),
.Q_OUT());
// submodule m_infoRam_1_rdReqQ_full_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_1_rdReqQ_full_dummy2_1(.CLK(CLK),
.D_IN(m_infoRam_1_rdReqQ_full_dummy2_1$D_IN),
.EN(m_infoRam_1_rdReqQ_full_dummy2_1$EN),
.Q_OUT(m_infoRam_1_rdReqQ_full_dummy2_1$Q_OUT));
// submodule m_infoRam_1_rdReqQ_full_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_1_rdReqQ_full_dummy2_2(.CLK(CLK),
.D_IN(m_infoRam_1_rdReqQ_full_dummy2_2$D_IN),
.EN(m_infoRam_1_rdReqQ_full_dummy2_2$EN),
.Q_OUT(m_infoRam_1_rdReqQ_full_dummy2_2$Q_OUT));
// submodule m_infoRam_2_bram
BRAM2 #(.PIPELINED(1'd0),
.ADDR_WIDTH(32'd6),
.DATA_WIDTH(32'd58),
.MEMSIZE(7'd64)) m_infoRam_2_bram(.CLKA(CLK),
.CLKB(CLK),
.ADDRA(m_infoRam_2_bram$ADDRA),
.ADDRB(m_infoRam_2_bram$ADDRB),
.DIA(m_infoRam_2_bram$DIA),
.DIB(m_infoRam_2_bram$DIB),
.WEA(m_infoRam_2_bram$WEA),
.WEB(m_infoRam_2_bram$WEB),
.ENA(m_infoRam_2_bram$ENA),
.ENB(m_infoRam_2_bram$ENB),
.DOA(),
.DOB(m_infoRam_2_bram$DOB));
// submodule m_infoRam_2_rdReqQ_deqP_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_2_rdReqQ_deqP_dummy2_0(.CLK(CLK),
.D_IN(m_infoRam_2_rdReqQ_deqP_dummy2_0$D_IN),
.EN(m_infoRam_2_rdReqQ_deqP_dummy2_0$EN),
.Q_OUT());
// submodule m_infoRam_2_rdReqQ_deqP_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_2_rdReqQ_deqP_dummy2_1(.CLK(CLK),
.D_IN(m_infoRam_2_rdReqQ_deqP_dummy2_1$D_IN),
.EN(m_infoRam_2_rdReqQ_deqP_dummy2_1$EN),
.Q_OUT());
// submodule m_infoRam_2_rdReqQ_empty_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_2_rdReqQ_empty_dummy2_0(.CLK(CLK),
.D_IN(m_infoRam_2_rdReqQ_empty_dummy2_0$D_IN),
.EN(m_infoRam_2_rdReqQ_empty_dummy2_0$EN),
.Q_OUT(m_infoRam_2_rdReqQ_empty_dummy2_0$Q_OUT));
// submodule m_infoRam_2_rdReqQ_empty_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_2_rdReqQ_empty_dummy2_1(.CLK(CLK),
.D_IN(m_infoRam_2_rdReqQ_empty_dummy2_1$D_IN),
.EN(m_infoRam_2_rdReqQ_empty_dummy2_1$EN),
.Q_OUT(m_infoRam_2_rdReqQ_empty_dummy2_1$Q_OUT));
// submodule m_infoRam_2_rdReqQ_empty_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_2_rdReqQ_empty_dummy2_2(.CLK(CLK),
.D_IN(m_infoRam_2_rdReqQ_empty_dummy2_2$D_IN),
.EN(m_infoRam_2_rdReqQ_empty_dummy2_2$EN),
.Q_OUT(m_infoRam_2_rdReqQ_empty_dummy2_2$Q_OUT));
// submodule m_infoRam_2_rdReqQ_enqP_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_2_rdReqQ_enqP_dummy2_0(.CLK(CLK),
.D_IN(m_infoRam_2_rdReqQ_enqP_dummy2_0$D_IN),
.EN(m_infoRam_2_rdReqQ_enqP_dummy2_0$EN),
.Q_OUT());
// submodule m_infoRam_2_rdReqQ_enqP_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_2_rdReqQ_enqP_dummy2_1(.CLK(CLK),
.D_IN(m_infoRam_2_rdReqQ_enqP_dummy2_1$D_IN),
.EN(m_infoRam_2_rdReqQ_enqP_dummy2_1$EN),
.Q_OUT());
// submodule m_infoRam_2_rdReqQ_full_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_2_rdReqQ_full_dummy2_0(.CLK(CLK),
.D_IN(m_infoRam_2_rdReqQ_full_dummy2_0$D_IN),
.EN(m_infoRam_2_rdReqQ_full_dummy2_0$EN),
.Q_OUT());
// submodule m_infoRam_2_rdReqQ_full_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_2_rdReqQ_full_dummy2_1(.CLK(CLK),
.D_IN(m_infoRam_2_rdReqQ_full_dummy2_1$D_IN),
.EN(m_infoRam_2_rdReqQ_full_dummy2_1$EN),
.Q_OUT(m_infoRam_2_rdReqQ_full_dummy2_1$Q_OUT));
// submodule m_infoRam_2_rdReqQ_full_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_2_rdReqQ_full_dummy2_2(.CLK(CLK),
.D_IN(m_infoRam_2_rdReqQ_full_dummy2_2$D_IN),
.EN(m_infoRam_2_rdReqQ_full_dummy2_2$EN),
.Q_OUT(m_infoRam_2_rdReqQ_full_dummy2_2$Q_OUT));
// submodule m_infoRam_3_bram
BRAM2 #(.PIPELINED(1'd0),
.ADDR_WIDTH(32'd6),
.DATA_WIDTH(32'd58),
.MEMSIZE(7'd64)) m_infoRam_3_bram(.CLKA(CLK),
.CLKB(CLK),
.ADDRA(m_infoRam_3_bram$ADDRA),
.ADDRB(m_infoRam_3_bram$ADDRB),
.DIA(m_infoRam_3_bram$DIA),
.DIB(m_infoRam_3_bram$DIB),
.WEA(m_infoRam_3_bram$WEA),
.WEB(m_infoRam_3_bram$WEB),
.ENA(m_infoRam_3_bram$ENA),
.ENB(m_infoRam_3_bram$ENB),
.DOA(),
.DOB(m_infoRam_3_bram$DOB));
// submodule m_infoRam_3_rdReqQ_deqP_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_3_rdReqQ_deqP_dummy2_0(.CLK(CLK),
.D_IN(m_infoRam_3_rdReqQ_deqP_dummy2_0$D_IN),
.EN(m_infoRam_3_rdReqQ_deqP_dummy2_0$EN),
.Q_OUT());
// submodule m_infoRam_3_rdReqQ_deqP_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_3_rdReqQ_deqP_dummy2_1(.CLK(CLK),
.D_IN(m_infoRam_3_rdReqQ_deqP_dummy2_1$D_IN),
.EN(m_infoRam_3_rdReqQ_deqP_dummy2_1$EN),
.Q_OUT());
// submodule m_infoRam_3_rdReqQ_empty_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_3_rdReqQ_empty_dummy2_0(.CLK(CLK),
.D_IN(m_infoRam_3_rdReqQ_empty_dummy2_0$D_IN),
.EN(m_infoRam_3_rdReqQ_empty_dummy2_0$EN),
.Q_OUT(m_infoRam_3_rdReqQ_empty_dummy2_0$Q_OUT));
// submodule m_infoRam_3_rdReqQ_empty_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_3_rdReqQ_empty_dummy2_1(.CLK(CLK),
.D_IN(m_infoRam_3_rdReqQ_empty_dummy2_1$D_IN),
.EN(m_infoRam_3_rdReqQ_empty_dummy2_1$EN),
.Q_OUT(m_infoRam_3_rdReqQ_empty_dummy2_1$Q_OUT));
// submodule m_infoRam_3_rdReqQ_empty_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_3_rdReqQ_empty_dummy2_2(.CLK(CLK),
.D_IN(m_infoRam_3_rdReqQ_empty_dummy2_2$D_IN),
.EN(m_infoRam_3_rdReqQ_empty_dummy2_2$EN),
.Q_OUT(m_infoRam_3_rdReqQ_empty_dummy2_2$Q_OUT));
// submodule m_infoRam_3_rdReqQ_enqP_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_3_rdReqQ_enqP_dummy2_0(.CLK(CLK),
.D_IN(m_infoRam_3_rdReqQ_enqP_dummy2_0$D_IN),
.EN(m_infoRam_3_rdReqQ_enqP_dummy2_0$EN),
.Q_OUT());
// submodule m_infoRam_3_rdReqQ_enqP_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_3_rdReqQ_enqP_dummy2_1(.CLK(CLK),
.D_IN(m_infoRam_3_rdReqQ_enqP_dummy2_1$D_IN),
.EN(m_infoRam_3_rdReqQ_enqP_dummy2_1$EN),
.Q_OUT());
// submodule m_infoRam_3_rdReqQ_full_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_3_rdReqQ_full_dummy2_0(.CLK(CLK),
.D_IN(m_infoRam_3_rdReqQ_full_dummy2_0$D_IN),
.EN(m_infoRam_3_rdReqQ_full_dummy2_0$EN),
.Q_OUT());
// submodule m_infoRam_3_rdReqQ_full_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_3_rdReqQ_full_dummy2_1(.CLK(CLK),
.D_IN(m_infoRam_3_rdReqQ_full_dummy2_1$D_IN),
.EN(m_infoRam_3_rdReqQ_full_dummy2_1$EN),
.Q_OUT(m_infoRam_3_rdReqQ_full_dummy2_1$Q_OUT));
// submodule m_infoRam_3_rdReqQ_full_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_3_rdReqQ_full_dummy2_2(.CLK(CLK),
.D_IN(m_infoRam_3_rdReqQ_full_dummy2_2$D_IN),
.EN(m_infoRam_3_rdReqQ_full_dummy2_2$EN),
.Q_OUT(m_infoRam_3_rdReqQ_full_dummy2_2$Q_OUT));
// submodule m_infoRam_4_bram
BRAM2 #(.PIPELINED(1'd0),
.ADDR_WIDTH(32'd6),
.DATA_WIDTH(32'd58),
.MEMSIZE(7'd64)) m_infoRam_4_bram(.CLKA(CLK),
.CLKB(CLK),
.ADDRA(m_infoRam_4_bram$ADDRA),
.ADDRB(m_infoRam_4_bram$ADDRB),
.DIA(m_infoRam_4_bram$DIA),
.DIB(m_infoRam_4_bram$DIB),
.WEA(m_infoRam_4_bram$WEA),
.WEB(m_infoRam_4_bram$WEB),
.ENA(m_infoRam_4_bram$ENA),
.ENB(m_infoRam_4_bram$ENB),
.DOA(),
.DOB(m_infoRam_4_bram$DOB));
// submodule m_infoRam_4_rdReqQ_deqP_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_4_rdReqQ_deqP_dummy2_0(.CLK(CLK),
.D_IN(m_infoRam_4_rdReqQ_deqP_dummy2_0$D_IN),
.EN(m_infoRam_4_rdReqQ_deqP_dummy2_0$EN),
.Q_OUT());
// submodule m_infoRam_4_rdReqQ_deqP_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_4_rdReqQ_deqP_dummy2_1(.CLK(CLK),
.D_IN(m_infoRam_4_rdReqQ_deqP_dummy2_1$D_IN),
.EN(m_infoRam_4_rdReqQ_deqP_dummy2_1$EN),
.Q_OUT());
// submodule m_infoRam_4_rdReqQ_empty_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_4_rdReqQ_empty_dummy2_0(.CLK(CLK),
.D_IN(m_infoRam_4_rdReqQ_empty_dummy2_0$D_IN),
.EN(m_infoRam_4_rdReqQ_empty_dummy2_0$EN),
.Q_OUT(m_infoRam_4_rdReqQ_empty_dummy2_0$Q_OUT));
// submodule m_infoRam_4_rdReqQ_empty_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_4_rdReqQ_empty_dummy2_1(.CLK(CLK),
.D_IN(m_infoRam_4_rdReqQ_empty_dummy2_1$D_IN),
.EN(m_infoRam_4_rdReqQ_empty_dummy2_1$EN),
.Q_OUT(m_infoRam_4_rdReqQ_empty_dummy2_1$Q_OUT));
// submodule m_infoRam_4_rdReqQ_empty_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_4_rdReqQ_empty_dummy2_2(.CLK(CLK),
.D_IN(m_infoRam_4_rdReqQ_empty_dummy2_2$D_IN),
.EN(m_infoRam_4_rdReqQ_empty_dummy2_2$EN),
.Q_OUT(m_infoRam_4_rdReqQ_empty_dummy2_2$Q_OUT));
// submodule m_infoRam_4_rdReqQ_enqP_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_4_rdReqQ_enqP_dummy2_0(.CLK(CLK),
.D_IN(m_infoRam_4_rdReqQ_enqP_dummy2_0$D_IN),
.EN(m_infoRam_4_rdReqQ_enqP_dummy2_0$EN),
.Q_OUT());
// submodule m_infoRam_4_rdReqQ_enqP_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_4_rdReqQ_enqP_dummy2_1(.CLK(CLK),
.D_IN(m_infoRam_4_rdReqQ_enqP_dummy2_1$D_IN),
.EN(m_infoRam_4_rdReqQ_enqP_dummy2_1$EN),
.Q_OUT());
// submodule m_infoRam_4_rdReqQ_full_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_4_rdReqQ_full_dummy2_0(.CLK(CLK),
.D_IN(m_infoRam_4_rdReqQ_full_dummy2_0$D_IN),
.EN(m_infoRam_4_rdReqQ_full_dummy2_0$EN),
.Q_OUT());
// submodule m_infoRam_4_rdReqQ_full_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_4_rdReqQ_full_dummy2_1(.CLK(CLK),
.D_IN(m_infoRam_4_rdReqQ_full_dummy2_1$D_IN),
.EN(m_infoRam_4_rdReqQ_full_dummy2_1$EN),
.Q_OUT(m_infoRam_4_rdReqQ_full_dummy2_1$Q_OUT));
// submodule m_infoRam_4_rdReqQ_full_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_4_rdReqQ_full_dummy2_2(.CLK(CLK),
.D_IN(m_infoRam_4_rdReqQ_full_dummy2_2$D_IN),
.EN(m_infoRam_4_rdReqQ_full_dummy2_2$EN),
.Q_OUT(m_infoRam_4_rdReqQ_full_dummy2_2$Q_OUT));
// submodule m_infoRam_5_bram
BRAM2 #(.PIPELINED(1'd0),
.ADDR_WIDTH(32'd6),
.DATA_WIDTH(32'd58),
.MEMSIZE(7'd64)) m_infoRam_5_bram(.CLKA(CLK),
.CLKB(CLK),
.ADDRA(m_infoRam_5_bram$ADDRA),
.ADDRB(m_infoRam_5_bram$ADDRB),
.DIA(m_infoRam_5_bram$DIA),
.DIB(m_infoRam_5_bram$DIB),
.WEA(m_infoRam_5_bram$WEA),
.WEB(m_infoRam_5_bram$WEB),
.ENA(m_infoRam_5_bram$ENA),
.ENB(m_infoRam_5_bram$ENB),
.DOA(),
.DOB(m_infoRam_5_bram$DOB));
// submodule m_infoRam_5_rdReqQ_deqP_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_5_rdReqQ_deqP_dummy2_0(.CLK(CLK),
.D_IN(m_infoRam_5_rdReqQ_deqP_dummy2_0$D_IN),
.EN(m_infoRam_5_rdReqQ_deqP_dummy2_0$EN),
.Q_OUT());
// submodule m_infoRam_5_rdReqQ_deqP_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_5_rdReqQ_deqP_dummy2_1(.CLK(CLK),
.D_IN(m_infoRam_5_rdReqQ_deqP_dummy2_1$D_IN),
.EN(m_infoRam_5_rdReqQ_deqP_dummy2_1$EN),
.Q_OUT());
// submodule m_infoRam_5_rdReqQ_empty_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_5_rdReqQ_empty_dummy2_0(.CLK(CLK),
.D_IN(m_infoRam_5_rdReqQ_empty_dummy2_0$D_IN),
.EN(m_infoRam_5_rdReqQ_empty_dummy2_0$EN),
.Q_OUT(m_infoRam_5_rdReqQ_empty_dummy2_0$Q_OUT));
// submodule m_infoRam_5_rdReqQ_empty_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_5_rdReqQ_empty_dummy2_1(.CLK(CLK),
.D_IN(m_infoRam_5_rdReqQ_empty_dummy2_1$D_IN),
.EN(m_infoRam_5_rdReqQ_empty_dummy2_1$EN),
.Q_OUT(m_infoRam_5_rdReqQ_empty_dummy2_1$Q_OUT));
// submodule m_infoRam_5_rdReqQ_empty_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_5_rdReqQ_empty_dummy2_2(.CLK(CLK),
.D_IN(m_infoRam_5_rdReqQ_empty_dummy2_2$D_IN),
.EN(m_infoRam_5_rdReqQ_empty_dummy2_2$EN),
.Q_OUT(m_infoRam_5_rdReqQ_empty_dummy2_2$Q_OUT));
// submodule m_infoRam_5_rdReqQ_enqP_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_5_rdReqQ_enqP_dummy2_0(.CLK(CLK),
.D_IN(m_infoRam_5_rdReqQ_enqP_dummy2_0$D_IN),
.EN(m_infoRam_5_rdReqQ_enqP_dummy2_0$EN),
.Q_OUT());
// submodule m_infoRam_5_rdReqQ_enqP_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_5_rdReqQ_enqP_dummy2_1(.CLK(CLK),
.D_IN(m_infoRam_5_rdReqQ_enqP_dummy2_1$D_IN),
.EN(m_infoRam_5_rdReqQ_enqP_dummy2_1$EN),
.Q_OUT());
// submodule m_infoRam_5_rdReqQ_full_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_5_rdReqQ_full_dummy2_0(.CLK(CLK),
.D_IN(m_infoRam_5_rdReqQ_full_dummy2_0$D_IN),
.EN(m_infoRam_5_rdReqQ_full_dummy2_0$EN),
.Q_OUT());
// submodule m_infoRam_5_rdReqQ_full_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_5_rdReqQ_full_dummy2_1(.CLK(CLK),
.D_IN(m_infoRam_5_rdReqQ_full_dummy2_1$D_IN),
.EN(m_infoRam_5_rdReqQ_full_dummy2_1$EN),
.Q_OUT(m_infoRam_5_rdReqQ_full_dummy2_1$Q_OUT));
// submodule m_infoRam_5_rdReqQ_full_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_5_rdReqQ_full_dummy2_2(.CLK(CLK),
.D_IN(m_infoRam_5_rdReqQ_full_dummy2_2$D_IN),
.EN(m_infoRam_5_rdReqQ_full_dummy2_2$EN),
.Q_OUT(m_infoRam_5_rdReqQ_full_dummy2_2$Q_OUT));
// submodule m_infoRam_6_bram
BRAM2 #(.PIPELINED(1'd0),
.ADDR_WIDTH(32'd6),
.DATA_WIDTH(32'd58),
.MEMSIZE(7'd64)) m_infoRam_6_bram(.CLKA(CLK),
.CLKB(CLK),
.ADDRA(m_infoRam_6_bram$ADDRA),
.ADDRB(m_infoRam_6_bram$ADDRB),
.DIA(m_infoRam_6_bram$DIA),
.DIB(m_infoRam_6_bram$DIB),
.WEA(m_infoRam_6_bram$WEA),
.WEB(m_infoRam_6_bram$WEB),
.ENA(m_infoRam_6_bram$ENA),
.ENB(m_infoRam_6_bram$ENB),
.DOA(),
.DOB(m_infoRam_6_bram$DOB));
// submodule m_infoRam_6_rdReqQ_deqP_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_6_rdReqQ_deqP_dummy2_0(.CLK(CLK),
.D_IN(m_infoRam_6_rdReqQ_deqP_dummy2_0$D_IN),
.EN(m_infoRam_6_rdReqQ_deqP_dummy2_0$EN),
.Q_OUT());
// submodule m_infoRam_6_rdReqQ_deqP_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_6_rdReqQ_deqP_dummy2_1(.CLK(CLK),
.D_IN(m_infoRam_6_rdReqQ_deqP_dummy2_1$D_IN),
.EN(m_infoRam_6_rdReqQ_deqP_dummy2_1$EN),
.Q_OUT());
// submodule m_infoRam_6_rdReqQ_empty_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_6_rdReqQ_empty_dummy2_0(.CLK(CLK),
.D_IN(m_infoRam_6_rdReqQ_empty_dummy2_0$D_IN),
.EN(m_infoRam_6_rdReqQ_empty_dummy2_0$EN),
.Q_OUT(m_infoRam_6_rdReqQ_empty_dummy2_0$Q_OUT));
// submodule m_infoRam_6_rdReqQ_empty_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_6_rdReqQ_empty_dummy2_1(.CLK(CLK),
.D_IN(m_infoRam_6_rdReqQ_empty_dummy2_1$D_IN),
.EN(m_infoRam_6_rdReqQ_empty_dummy2_1$EN),
.Q_OUT(m_infoRam_6_rdReqQ_empty_dummy2_1$Q_OUT));
// submodule m_infoRam_6_rdReqQ_empty_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_6_rdReqQ_empty_dummy2_2(.CLK(CLK),
.D_IN(m_infoRam_6_rdReqQ_empty_dummy2_2$D_IN),
.EN(m_infoRam_6_rdReqQ_empty_dummy2_2$EN),
.Q_OUT(m_infoRam_6_rdReqQ_empty_dummy2_2$Q_OUT));
// submodule m_infoRam_6_rdReqQ_enqP_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_6_rdReqQ_enqP_dummy2_0(.CLK(CLK),
.D_IN(m_infoRam_6_rdReqQ_enqP_dummy2_0$D_IN),
.EN(m_infoRam_6_rdReqQ_enqP_dummy2_0$EN),
.Q_OUT());
// submodule m_infoRam_6_rdReqQ_enqP_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_6_rdReqQ_enqP_dummy2_1(.CLK(CLK),
.D_IN(m_infoRam_6_rdReqQ_enqP_dummy2_1$D_IN),
.EN(m_infoRam_6_rdReqQ_enqP_dummy2_1$EN),
.Q_OUT());
// submodule m_infoRam_6_rdReqQ_full_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_6_rdReqQ_full_dummy2_0(.CLK(CLK),
.D_IN(m_infoRam_6_rdReqQ_full_dummy2_0$D_IN),
.EN(m_infoRam_6_rdReqQ_full_dummy2_0$EN),
.Q_OUT());
// submodule m_infoRam_6_rdReqQ_full_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_6_rdReqQ_full_dummy2_1(.CLK(CLK),
.D_IN(m_infoRam_6_rdReqQ_full_dummy2_1$D_IN),
.EN(m_infoRam_6_rdReqQ_full_dummy2_1$EN),
.Q_OUT(m_infoRam_6_rdReqQ_full_dummy2_1$Q_OUT));
// submodule m_infoRam_6_rdReqQ_full_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_6_rdReqQ_full_dummy2_2(.CLK(CLK),
.D_IN(m_infoRam_6_rdReqQ_full_dummy2_2$D_IN),
.EN(m_infoRam_6_rdReqQ_full_dummy2_2$EN),
.Q_OUT(m_infoRam_6_rdReqQ_full_dummy2_2$Q_OUT));
// submodule m_infoRam_7_bram
BRAM2 #(.PIPELINED(1'd0),
.ADDR_WIDTH(32'd6),
.DATA_WIDTH(32'd58),
.MEMSIZE(7'd64)) m_infoRam_7_bram(.CLKA(CLK),
.CLKB(CLK),
.ADDRA(m_infoRam_7_bram$ADDRA),
.ADDRB(m_infoRam_7_bram$ADDRB),
.DIA(m_infoRam_7_bram$DIA),
.DIB(m_infoRam_7_bram$DIB),
.WEA(m_infoRam_7_bram$WEA),
.WEB(m_infoRam_7_bram$WEB),
.ENA(m_infoRam_7_bram$ENA),
.ENB(m_infoRam_7_bram$ENB),
.DOA(),
.DOB(m_infoRam_7_bram$DOB));
// submodule m_infoRam_7_rdReqQ_deqP_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_7_rdReqQ_deqP_dummy2_0(.CLK(CLK),
.D_IN(m_infoRam_7_rdReqQ_deqP_dummy2_0$D_IN),
.EN(m_infoRam_7_rdReqQ_deqP_dummy2_0$EN),
.Q_OUT());
// submodule m_infoRam_7_rdReqQ_deqP_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_7_rdReqQ_deqP_dummy2_1(.CLK(CLK),
.D_IN(m_infoRam_7_rdReqQ_deqP_dummy2_1$D_IN),
.EN(m_infoRam_7_rdReqQ_deqP_dummy2_1$EN),
.Q_OUT());
// submodule m_infoRam_7_rdReqQ_empty_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_7_rdReqQ_empty_dummy2_0(.CLK(CLK),
.D_IN(m_infoRam_7_rdReqQ_empty_dummy2_0$D_IN),
.EN(m_infoRam_7_rdReqQ_empty_dummy2_0$EN),
.Q_OUT(m_infoRam_7_rdReqQ_empty_dummy2_0$Q_OUT));
// submodule m_infoRam_7_rdReqQ_empty_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_7_rdReqQ_empty_dummy2_1(.CLK(CLK),
.D_IN(m_infoRam_7_rdReqQ_empty_dummy2_1$D_IN),
.EN(m_infoRam_7_rdReqQ_empty_dummy2_1$EN),
.Q_OUT(m_infoRam_7_rdReqQ_empty_dummy2_1$Q_OUT));
// submodule m_infoRam_7_rdReqQ_empty_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_7_rdReqQ_empty_dummy2_2(.CLK(CLK),
.D_IN(m_infoRam_7_rdReqQ_empty_dummy2_2$D_IN),
.EN(m_infoRam_7_rdReqQ_empty_dummy2_2$EN),
.Q_OUT(m_infoRam_7_rdReqQ_empty_dummy2_2$Q_OUT));
// submodule m_infoRam_7_rdReqQ_enqP_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_7_rdReqQ_enqP_dummy2_0(.CLK(CLK),
.D_IN(m_infoRam_7_rdReqQ_enqP_dummy2_0$D_IN),
.EN(m_infoRam_7_rdReqQ_enqP_dummy2_0$EN),
.Q_OUT());
// submodule m_infoRam_7_rdReqQ_enqP_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_7_rdReqQ_enqP_dummy2_1(.CLK(CLK),
.D_IN(m_infoRam_7_rdReqQ_enqP_dummy2_1$D_IN),
.EN(m_infoRam_7_rdReqQ_enqP_dummy2_1$EN),
.Q_OUT());
// submodule m_infoRam_7_rdReqQ_full_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_7_rdReqQ_full_dummy2_0(.CLK(CLK),
.D_IN(m_infoRam_7_rdReqQ_full_dummy2_0$D_IN),
.EN(m_infoRam_7_rdReqQ_full_dummy2_0$EN),
.Q_OUT());
// submodule m_infoRam_7_rdReqQ_full_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_7_rdReqQ_full_dummy2_1(.CLK(CLK),
.D_IN(m_infoRam_7_rdReqQ_full_dummy2_1$D_IN),
.EN(m_infoRam_7_rdReqQ_full_dummy2_1$EN),
.Q_OUT(m_infoRam_7_rdReqQ_full_dummy2_1$Q_OUT));
// submodule m_infoRam_7_rdReqQ_full_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) m_infoRam_7_rdReqQ_full_dummy2_2(.CLK(CLK),
.D_IN(m_infoRam_7_rdReqQ_full_dummy2_2$D_IN),
.EN(m_infoRam_7_rdReqQ_full_dummy2_2$EN),
.Q_OUT(m_infoRam_7_rdReqQ_full_dummy2_2$Q_OUT));
// submodule m_pipe_enq2Mat_dummy2_0
RevertReg #(.width(32'd1), .init(1'd1)) m_pipe_enq2Mat_dummy2_0(.CLK(CLK),
.D_IN(m_pipe_enq2Mat_dummy2_0$D_IN),
.EN(m_pipe_enq2Mat_dummy2_0$EN),
.Q_OUT(m_pipe_enq2Mat_dummy2_0$Q_OUT));
// submodule m_pipe_enq2Mat_dummy2_1
RevertReg #(.width(32'd1), .init(1'd1)) m_pipe_enq2Mat_dummy2_1(.CLK(CLK),
.D_IN(m_pipe_enq2Mat_dummy2_1$D_IN),
.EN(m_pipe_enq2Mat_dummy2_1$EN),
.Q_OUT(m_pipe_enq2Mat_dummy2_1$Q_OUT));
// submodule m_pipe_enq2Mat_dummy2_2
RevertReg #(.width(32'd1), .init(1'd1)) m_pipe_enq2Mat_dummy2_2(.CLK(CLK),
.D_IN(m_pipe_enq2Mat_dummy2_2$D_IN),
.EN(m_pipe_enq2Mat_dummy2_2$EN),
.Q_OUT(m_pipe_enq2Mat_dummy2_2$Q_OUT));
// submodule m_pipe_mat2Out_dummy2_0
RevertReg #(.width(32'd1), .init(1'd1)) m_pipe_mat2Out_dummy2_0(.CLK(CLK),
.D_IN(m_pipe_mat2Out_dummy2_0$D_IN),
.EN(m_pipe_mat2Out_dummy2_0$EN),
.Q_OUT(m_pipe_mat2Out_dummy2_0$Q_OUT));
// submodule m_pipe_mat2Out_dummy2_1
RevertReg #(.width(32'd1), .init(1'd1)) m_pipe_mat2Out_dummy2_1(.CLK(CLK),
.D_IN(m_pipe_mat2Out_dummy2_1$D_IN),
.EN(m_pipe_mat2Out_dummy2_1$EN),
.Q_OUT(m_pipe_mat2Out_dummy2_1$Q_OUT));
// submodule m_repRam_rdReqQ_deqP_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_repRam_rdReqQ_deqP_dummy2_0(.CLK(CLK),
.D_IN(m_repRam_rdReqQ_deqP_dummy2_0$D_IN),
.EN(m_repRam_rdReqQ_deqP_dummy2_0$EN),
.Q_OUT());
// submodule m_repRam_rdReqQ_deqP_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_repRam_rdReqQ_deqP_dummy2_1(.CLK(CLK),
.D_IN(m_repRam_rdReqQ_deqP_dummy2_1$D_IN),
.EN(m_repRam_rdReqQ_deqP_dummy2_1$EN),
.Q_OUT());
// submodule m_repRam_rdReqQ_empty_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_repRam_rdReqQ_empty_dummy2_0(.CLK(CLK),
.D_IN(m_repRam_rdReqQ_empty_dummy2_0$D_IN),
.EN(m_repRam_rdReqQ_empty_dummy2_0$EN),
.Q_OUT(m_repRam_rdReqQ_empty_dummy2_0$Q_OUT));
// submodule m_repRam_rdReqQ_empty_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_repRam_rdReqQ_empty_dummy2_1(.CLK(CLK),
.D_IN(m_repRam_rdReqQ_empty_dummy2_1$D_IN),
.EN(m_repRam_rdReqQ_empty_dummy2_1$EN),
.Q_OUT(m_repRam_rdReqQ_empty_dummy2_1$Q_OUT));
// submodule m_repRam_rdReqQ_empty_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) m_repRam_rdReqQ_empty_dummy2_2(.CLK(CLK),
.D_IN(m_repRam_rdReqQ_empty_dummy2_2$D_IN),
.EN(m_repRam_rdReqQ_empty_dummy2_2$EN),
.Q_OUT(m_repRam_rdReqQ_empty_dummy2_2$Q_OUT));
// submodule m_repRam_rdReqQ_enqP_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_repRam_rdReqQ_enqP_dummy2_0(.CLK(CLK),
.D_IN(m_repRam_rdReqQ_enqP_dummy2_0$D_IN),
.EN(m_repRam_rdReqQ_enqP_dummy2_0$EN),
.Q_OUT());
// submodule m_repRam_rdReqQ_enqP_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_repRam_rdReqQ_enqP_dummy2_1(.CLK(CLK),
.D_IN(m_repRam_rdReqQ_enqP_dummy2_1$D_IN),
.EN(m_repRam_rdReqQ_enqP_dummy2_1$EN),
.Q_OUT());
// submodule m_repRam_rdReqQ_full_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) m_repRam_rdReqQ_full_dummy2_0(.CLK(CLK),
.D_IN(m_repRam_rdReqQ_full_dummy2_0$D_IN),
.EN(m_repRam_rdReqQ_full_dummy2_0$EN),
.Q_OUT());
// submodule m_repRam_rdReqQ_full_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) m_repRam_rdReqQ_full_dummy2_1(.CLK(CLK),
.D_IN(m_repRam_rdReqQ_full_dummy2_1$D_IN),
.EN(m_repRam_rdReqQ_full_dummy2_1$EN),
.Q_OUT(m_repRam_rdReqQ_full_dummy2_1$Q_OUT));
// submodule m_repRam_rdReqQ_full_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) m_repRam_rdReqQ_full_dummy2_2(.CLK(CLK),
.D_IN(m_repRam_rdReqQ_full_dummy2_2$D_IN),
.EN(m_repRam_rdReqQ_full_dummy2_2$EN),
.Q_OUT(m_repRam_rdReqQ_full_dummy2_2$Q_OUT));
// rule RL_m_doInit
assign CAN_FIRE_RL_m_doInit = !m_initDone ;
assign WILL_FIRE_RL_m_doInit = CAN_FIRE_RL_m_doInit ;
// rule RL_m_pipe_doMatch_bypass
assign CAN_FIRE_RL_m_pipe_doMatch_bypass =
EN_deqWrite &&
m_pipe_enq2Mat_dummy2_0_read__66_AND_m_pipe_en_ETC___d871 &&
m_initDone ;
assign WILL_FIRE_RL_m_pipe_doMatch_bypass =
CAN_FIRE_RL_m_pipe_doMatch_bypass ;
// rule RL_m_pipe_doTagMatch
assign CAN_FIRE_RL_m_pipe_doTagMatch =
NOT_m_infoRam_0_rdReqQ_empty_dummy2_0_read__11_ETC___d1123 &&
NOT_m_infoRam_1_rdReqQ_empty_dummy2_0_read__12_ETC___d1619 &&
m_pipe_enq2Mat_dummy2_1$Q_OUT &&
m_pipe_enq2Mat_dummy2_2$Q_OUT &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d222 &&
NOT_m_pipe_mat2Out_dummy2_1_read__621_622_OR_I_ETC___d1623 &&
m_initDone ;
assign WILL_FIRE_RL_m_pipe_doTagMatch = CAN_FIRE_RL_m_pipe_doTagMatch ;
// rule RL_m_infoRam_0_rdReqQ_empty_canon
assign CAN_FIRE_RL_m_infoRam_0_rdReqQ_empty_canon = 1'd1 ;
assign WILL_FIRE_RL_m_infoRam_0_rdReqQ_empty_canon = 1'd1 ;
// rule RL_m_infoRam_0_rdReqQ_full_canon
assign CAN_FIRE_RL_m_infoRam_0_rdReqQ_full_canon = 1'd1 ;
assign WILL_FIRE_RL_m_infoRam_0_rdReqQ_full_canon = 1'd1 ;
// rule RL_m_infoRam_1_rdReqQ_empty_canon
assign CAN_FIRE_RL_m_infoRam_1_rdReqQ_empty_canon = 1'd1 ;
assign WILL_FIRE_RL_m_infoRam_1_rdReqQ_empty_canon = 1'd1 ;
// rule RL_m_infoRam_1_rdReqQ_full_canon
assign CAN_FIRE_RL_m_infoRam_1_rdReqQ_full_canon = 1'd1 ;
assign WILL_FIRE_RL_m_infoRam_1_rdReqQ_full_canon = 1'd1 ;
// rule RL_m_infoRam_2_rdReqQ_empty_canon
assign CAN_FIRE_RL_m_infoRam_2_rdReqQ_empty_canon = 1'd1 ;
assign WILL_FIRE_RL_m_infoRam_2_rdReqQ_empty_canon = 1'd1 ;
// rule RL_m_infoRam_2_rdReqQ_full_canon
assign CAN_FIRE_RL_m_infoRam_2_rdReqQ_full_canon = 1'd1 ;
assign WILL_FIRE_RL_m_infoRam_2_rdReqQ_full_canon = 1'd1 ;
// rule RL_m_infoRam_3_rdReqQ_full_canon
assign CAN_FIRE_RL_m_infoRam_3_rdReqQ_full_canon = 1'd1 ;
assign WILL_FIRE_RL_m_infoRam_3_rdReqQ_full_canon = 1'd1 ;
// rule RL_m_infoRam_3_rdReqQ_empty_canon
assign CAN_FIRE_RL_m_infoRam_3_rdReqQ_empty_canon = 1'd1 ;
assign WILL_FIRE_RL_m_infoRam_3_rdReqQ_empty_canon = 1'd1 ;
// rule RL_m_infoRam_4_rdReqQ_empty_canon
assign CAN_FIRE_RL_m_infoRam_4_rdReqQ_empty_canon = 1'd1 ;
assign WILL_FIRE_RL_m_infoRam_4_rdReqQ_empty_canon = 1'd1 ;
// rule RL_m_infoRam_4_rdReqQ_full_canon
assign CAN_FIRE_RL_m_infoRam_4_rdReqQ_full_canon = 1'd1 ;
assign WILL_FIRE_RL_m_infoRam_4_rdReqQ_full_canon = 1'd1 ;
// rule RL_m_infoRam_5_rdReqQ_empty_canon
assign CAN_FIRE_RL_m_infoRam_5_rdReqQ_empty_canon = 1'd1 ;
assign WILL_FIRE_RL_m_infoRam_5_rdReqQ_empty_canon = 1'd1 ;
// rule RL_m_infoRam_5_rdReqQ_full_canon
assign CAN_FIRE_RL_m_infoRam_5_rdReqQ_full_canon = 1'd1 ;
assign WILL_FIRE_RL_m_infoRam_5_rdReqQ_full_canon = 1'd1 ;
// rule RL_m_infoRam_6_rdReqQ_empty_canon
assign CAN_FIRE_RL_m_infoRam_6_rdReqQ_empty_canon = 1'd1 ;
assign WILL_FIRE_RL_m_infoRam_6_rdReqQ_empty_canon = 1'd1 ;
// rule RL_m_infoRam_6_rdReqQ_full_canon
assign CAN_FIRE_RL_m_infoRam_6_rdReqQ_full_canon = 1'd1 ;
assign WILL_FIRE_RL_m_infoRam_6_rdReqQ_full_canon = 1'd1 ;
// rule RL_m_infoRam_7_rdReqQ_empty_canon
assign CAN_FIRE_RL_m_infoRam_7_rdReqQ_empty_canon = 1'd1 ;
assign WILL_FIRE_RL_m_infoRam_7_rdReqQ_empty_canon = 1'd1 ;
// rule RL_m_repRam_rdReqQ_empty_canon
assign CAN_FIRE_RL_m_repRam_rdReqQ_empty_canon = 1'd1 ;
assign WILL_FIRE_RL_m_repRam_rdReqQ_empty_canon = 1'd1 ;
// rule RL_m_infoRam_7_rdReqQ_full_canon
assign CAN_FIRE_RL_m_infoRam_7_rdReqQ_full_canon = 1'd1 ;
assign WILL_FIRE_RL_m_infoRam_7_rdReqQ_full_canon = 1'd1 ;
// rule RL_m_repRam_rdReqQ_full_canon
assign CAN_FIRE_RL_m_repRam_rdReqQ_full_canon = 1'd1 ;
assign WILL_FIRE_RL_m_repRam_rdReqQ_full_canon = 1'd1 ;
// rule RL_m_dataRam_rdReqQ_empty_canon
assign CAN_FIRE_RL_m_dataRam_rdReqQ_empty_canon = 1'd1 ;
assign WILL_FIRE_RL_m_dataRam_rdReqQ_empty_canon = 1'd1 ;
// rule RL_m_dataRam_rdReqQ_full_canon
assign CAN_FIRE_RL_m_dataRam_rdReqQ_full_canon = 1'd1 ;
assign WILL_FIRE_RL_m_dataRam_rdReqQ_full_canon = 1'd1 ;
// rule RL_m_randRep_tick
assign CAN_FIRE_RL_m_randRep_tick = 1'd1 ;
assign WILL_FIRE_RL_m_randRep_tick = 1'd1 ;
// rule RL_m_pipe_enq2Mat_canon
assign CAN_FIRE_RL_m_pipe_enq2Mat_canon = 1'd1 ;
assign WILL_FIRE_RL_m_pipe_enq2Mat_canon = 1'd1 ;
// rule RL_m_pipe_mat2Out_canon
assign CAN_FIRE_RL_m_pipe_mat2Out_canon = 1'd1 ;
assign WILL_FIRE_RL_m_pipe_mat2Out_canon = 1'd1 ;
// inputs to muxes for submodule ports
assign MUX_m_infoRam_0_bram$a_put_1__SEL_1 =
EN_deqWrite && m_pipe_mat2Out_rl[574:572] == 3'd0 ;
assign MUX_m_infoRam_1_bram$a_put_1__SEL_1 =
EN_deqWrite && m_pipe_mat2Out_rl[574:572] == 3'd1 ;
assign MUX_m_infoRam_2_bram$a_put_1__SEL_1 =
EN_deqWrite && m_pipe_mat2Out_rl[574:572] == 3'd2 ;
assign MUX_m_infoRam_3_bram$a_put_1__SEL_1 =
EN_deqWrite && m_pipe_mat2Out_rl[574:572] == 3'd3 ;
assign MUX_m_infoRam_4_bram$a_put_1__SEL_1 =
EN_deqWrite && m_pipe_mat2Out_rl[574:572] == 3'd4 ;
assign MUX_m_infoRam_5_bram$a_put_1__SEL_1 =
EN_deqWrite && m_pipe_mat2Out_rl[574:572] == 3'd5 ;
assign MUX_m_infoRam_6_bram$a_put_1__SEL_1 =
EN_deqWrite && m_pipe_mat2Out_rl[574:572] == 3'd6 ;
assign MUX_m_infoRam_7_bram$a_put_1__SEL_1 =
EN_deqWrite && m_pipe_mat2Out_rl[574:572] == 3'd7 ;
// inlined wires
assign m_pipe_enq2Mat_lat_0$wget =
{ 1'd1,
CASE_m_pipe_enq2Mat_rl_BITS_1058_TO_1057_0_0_C_ETC__q3,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1112 } ;
assign m_pipe_enq2Mat_lat_2$wget =
{ 1'd1,
CASE_send_r_BITS_583_TO_582_0_0_CONCAT_send_r__ETC__q4,
IF_send_r_BITS_583_TO_582_749_EQ_0_750_THEN_m__ETC___d1890,
IF_send_r_BITS_583_TO_582_749_EQ_0_750_THEN_m__ETC___d1892,
send_r[583:582] != 2'd0 && send_r[583:582] != 2'd1 &&
send_r[515],
send_r[514:3],
CASE_send_r_BITS_583_TO_582_0_2_1_2_2_CONCAT_s_ETC__q5 } ;
assign m_pipe_mat2Out_lat_0$wget =
{ deqWrite_swapRq[3],
2'd0,
addr__h134631,
deqWrite_swapRq[2:0],
m_pipe_mat2Out_rl[574:572],
1'd0,
deqWrite_wrRam[569:512],
1'd1,
deqWrite_wrRam[511:0] } ;
assign m_pipe_mat2Out_lat_1$wget =
{ 1'd1,
IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pip_ETC___d1680,
way__h92005,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1629 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1308 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1633 &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d255,
SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1745 } ;
assign m_pipe_bypass$wget =
{ addr__h134631[11:6],
m_pipe_mat2Out_rl[574:572],
deqWrite_wrRam } ;
assign m_dataRam_rdReqQ_deqP_lat_0$whas =
EN_deqWrite && !deqWrite_swapRq[3] ;
// register m_dataRam_rdReqQ_empty_rl
assign m_dataRam_rdReqQ_empty_rl$D_IN =
!CAN_FIRE_RL_m_pipe_doTagMatch &&
(m_dataRam_rdReqQ_deqP_lat_0$whas || m_dataRam_rdReqQ_empty_rl) ;
assign m_dataRam_rdReqQ_empty_rl$EN = 1'd1 ;
// register m_dataRam_rdReqQ_full_rl
assign m_dataRam_rdReqQ_full_rl$D_IN =
CAN_FIRE_RL_m_pipe_doTagMatch ||
!m_dataRam_rdReqQ_deqP_lat_0$whas && m_dataRam_rdReqQ_full_rl ;
assign m_dataRam_rdReqQ_full_rl$EN = 1'd1 ;
// register m_infoRam_0_rdReqQ_empty_rl
assign m_infoRam_0_rdReqQ_empty_rl$D_IN =
!EN_send &&
(CAN_FIRE_RL_m_pipe_doTagMatch || m_infoRam_0_rdReqQ_empty_rl) ;
assign m_infoRam_0_rdReqQ_empty_rl$EN = 1'd1 ;
// register m_infoRam_0_rdReqQ_full_rl
assign m_infoRam_0_rdReqQ_full_rl$D_IN =
EN_send ||
!CAN_FIRE_RL_m_pipe_doTagMatch && m_infoRam_0_rdReqQ_full_rl ;
assign m_infoRam_0_rdReqQ_full_rl$EN = 1'd1 ;
// register m_infoRam_1_rdReqQ_empty_rl
assign m_infoRam_1_rdReqQ_empty_rl$D_IN =
!EN_send &&
(CAN_FIRE_RL_m_pipe_doTagMatch || m_infoRam_1_rdReqQ_empty_rl) ;
assign m_infoRam_1_rdReqQ_empty_rl$EN = 1'd1 ;
// register m_infoRam_1_rdReqQ_full_rl
assign m_infoRam_1_rdReqQ_full_rl$D_IN =
EN_send ||
!CAN_FIRE_RL_m_pipe_doTagMatch && m_infoRam_1_rdReqQ_full_rl ;
assign m_infoRam_1_rdReqQ_full_rl$EN = 1'd1 ;
// register m_infoRam_2_rdReqQ_empty_rl
assign m_infoRam_2_rdReqQ_empty_rl$D_IN =
!EN_send &&
(CAN_FIRE_RL_m_pipe_doTagMatch || m_infoRam_2_rdReqQ_empty_rl) ;
assign m_infoRam_2_rdReqQ_empty_rl$EN = 1'd1 ;
// register m_infoRam_2_rdReqQ_full_rl
assign m_infoRam_2_rdReqQ_full_rl$D_IN =
EN_send ||
!CAN_FIRE_RL_m_pipe_doTagMatch && m_infoRam_2_rdReqQ_full_rl ;
assign m_infoRam_2_rdReqQ_full_rl$EN = 1'd1 ;
// register m_infoRam_3_rdReqQ_empty_rl
assign m_infoRam_3_rdReqQ_empty_rl$D_IN =
!EN_send &&
(CAN_FIRE_RL_m_pipe_doTagMatch || m_infoRam_3_rdReqQ_empty_rl) ;
assign m_infoRam_3_rdReqQ_empty_rl$EN = 1'd1 ;
// register m_infoRam_3_rdReqQ_full_rl
assign m_infoRam_3_rdReqQ_full_rl$D_IN =
EN_send ||
!CAN_FIRE_RL_m_pipe_doTagMatch && m_infoRam_3_rdReqQ_full_rl ;
assign m_infoRam_3_rdReqQ_full_rl$EN = 1'd1 ;
// register m_infoRam_4_rdReqQ_empty_rl
assign m_infoRam_4_rdReqQ_empty_rl$D_IN =
!EN_send &&
(CAN_FIRE_RL_m_pipe_doTagMatch || m_infoRam_4_rdReqQ_empty_rl) ;
assign m_infoRam_4_rdReqQ_empty_rl$EN = 1'd1 ;
// register m_infoRam_4_rdReqQ_full_rl
assign m_infoRam_4_rdReqQ_full_rl$D_IN =
EN_send ||
!CAN_FIRE_RL_m_pipe_doTagMatch && m_infoRam_4_rdReqQ_full_rl ;
assign m_infoRam_4_rdReqQ_full_rl$EN = 1'd1 ;
// register m_infoRam_5_rdReqQ_empty_rl
assign m_infoRam_5_rdReqQ_empty_rl$D_IN =
!EN_send &&
(CAN_FIRE_RL_m_pipe_doTagMatch || m_infoRam_5_rdReqQ_empty_rl) ;
assign m_infoRam_5_rdReqQ_empty_rl$EN = 1'd1 ;
// register m_infoRam_5_rdReqQ_full_rl
assign m_infoRam_5_rdReqQ_full_rl$D_IN =
EN_send ||
!CAN_FIRE_RL_m_pipe_doTagMatch && m_infoRam_5_rdReqQ_full_rl ;
assign m_infoRam_5_rdReqQ_full_rl$EN = 1'd1 ;
// register m_infoRam_6_rdReqQ_empty_rl
assign m_infoRam_6_rdReqQ_empty_rl$D_IN =
!EN_send &&
(CAN_FIRE_RL_m_pipe_doTagMatch || m_infoRam_6_rdReqQ_empty_rl) ;
assign m_infoRam_6_rdReqQ_empty_rl$EN = 1'd1 ;
// register m_infoRam_6_rdReqQ_full_rl
assign m_infoRam_6_rdReqQ_full_rl$D_IN =
EN_send ||
!CAN_FIRE_RL_m_pipe_doTagMatch && m_infoRam_6_rdReqQ_full_rl ;
assign m_infoRam_6_rdReqQ_full_rl$EN = 1'd1 ;
// register m_infoRam_7_rdReqQ_empty_rl
assign m_infoRam_7_rdReqQ_empty_rl$D_IN =
!EN_send &&
(CAN_FIRE_RL_m_pipe_doTagMatch || m_infoRam_7_rdReqQ_empty_rl) ;
assign m_infoRam_7_rdReqQ_empty_rl$EN = 1'd1 ;
// register m_infoRam_7_rdReqQ_full_rl
assign m_infoRam_7_rdReqQ_full_rl$D_IN =
EN_send ||
!CAN_FIRE_RL_m_pipe_doTagMatch && m_infoRam_7_rdReqQ_full_rl ;
assign m_infoRam_7_rdReqQ_full_rl$EN = 1'd1 ;
// register m_initDone
assign m_initDone$D_IN = 1'd1 ;
assign m_initDone$EN = WILL_FIRE_RL_m_doInit && m_initIndex == 6'd63 ;
// register m_initIndex
assign m_initIndex$D_IN = m_initIndex + 6'd1 ;
assign m_initIndex$EN = CAN_FIRE_RL_m_doInit ;
// register m_pipe_enq2Mat_rl
assign m_pipe_enq2Mat_rl$D_IN =
{ IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d224,
IF_IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pip_ETC___d268,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d275,
x__h55047,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d296,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d303,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d317,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d328,
x__h55512,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d349,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d356,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d370,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d382,
x__h55965,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d403,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d410,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d424,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d436,
x__h56418,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d457,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d464,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d478,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d490,
x__h56871,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d511,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d518,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d532,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d544,
x__h57324,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d565,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d572,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d586,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d598,
x__h57777,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d619,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d626,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d640,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d652,
x__h58230,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d673,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d680,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d694,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d759 } ;
assign m_pipe_enq2Mat_rl$EN = 1'd1 ;
// register m_pipe_mat2Out_rl
assign m_pipe_mat2Out_rl$D_IN =
{ IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pipe_m_ETC___d772,
IF_IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pip_ETC___d805,
x__h62483,
IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pipe_m_ETC___d815,
x__h62508,
IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pipe_m_ETC___d825,
IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pipe_m_ETC___d830,
IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pipe_m_ETC___d840,
IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pipe_m_ETC___d848,
IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pipe_m_ETC___d858 } ;
assign m_pipe_mat2Out_rl$EN = 1'd1 ;
// register m_randRep_randWay
assign m_randRep_randWay$D_IN =
(m_randRep_randWay == 3'd7) ? 3'd0 : m_randRep_randWay + 3'd1 ;
assign m_randRep_randWay$EN = 1'd1 ;
// register m_repRam_rdReqQ_empty_rl
assign m_repRam_rdReqQ_empty_rl$D_IN =
!EN_send &&
(CAN_FIRE_RL_m_pipe_doTagMatch || m_repRam_rdReqQ_empty_rl) ;
assign m_repRam_rdReqQ_empty_rl$EN = 1'd1 ;
// register m_repRam_rdReqQ_full_rl
assign m_repRam_rdReqQ_full_rl$D_IN =
EN_send ||
!CAN_FIRE_RL_m_pipe_doTagMatch && m_repRam_rdReqQ_full_rl ;
assign m_repRam_rdReqQ_full_rl$EN = 1'd1 ;
// submodule m_dataRam_bram
assign m_dataRam_bram$ADDRA =
{ m_pipe_mat2Out_rl[574:572], addr__h134631[11:6] } ;
assign m_dataRam_bram$ADDRB = { way__h92005, addr__h81493[11:6] } ;
assign m_dataRam_bram$DIA = deqWrite_wrRam[511:0] ;
assign m_dataRam_bram$DIB =
512'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
assign m_dataRam_bram$WEA = 1'd1 ;
assign m_dataRam_bram$WEB = 1'd0 ;
assign m_dataRam_bram$ENA = EN_deqWrite ;
assign m_dataRam_bram$ENB = CAN_FIRE_RL_m_pipe_doTagMatch ;
// submodule m_dataRam_rdReqQ_deqP_dummy2_0
assign m_dataRam_rdReqQ_deqP_dummy2_0$D_IN = 1'd1 ;
assign m_dataRam_rdReqQ_deqP_dummy2_0$EN =
m_dataRam_rdReqQ_deqP_lat_0$whas ;
// submodule m_dataRam_rdReqQ_deqP_dummy2_1
assign m_dataRam_rdReqQ_deqP_dummy2_1$D_IN = 1'b0 ;
assign m_dataRam_rdReqQ_deqP_dummy2_1$EN = 1'b0 ;
// submodule m_dataRam_rdReqQ_empty_dummy2_0
assign m_dataRam_rdReqQ_empty_dummy2_0$D_IN = 1'd1 ;
assign m_dataRam_rdReqQ_empty_dummy2_0$EN =
m_dataRam_rdReqQ_deqP_lat_0$whas ;
// submodule m_dataRam_rdReqQ_empty_dummy2_1
assign m_dataRam_rdReqQ_empty_dummy2_1$D_IN = 1'd1 ;
assign m_dataRam_rdReqQ_empty_dummy2_1$EN = CAN_FIRE_RL_m_pipe_doTagMatch ;
// submodule m_dataRam_rdReqQ_empty_dummy2_2
assign m_dataRam_rdReqQ_empty_dummy2_2$D_IN = 1'b0 ;
assign m_dataRam_rdReqQ_empty_dummy2_2$EN = 1'b0 ;
// submodule m_dataRam_rdReqQ_enqP_dummy2_0
assign m_dataRam_rdReqQ_enqP_dummy2_0$D_IN = 1'd1 ;
assign m_dataRam_rdReqQ_enqP_dummy2_0$EN = CAN_FIRE_RL_m_pipe_doTagMatch ;
// submodule m_dataRam_rdReqQ_enqP_dummy2_1
assign m_dataRam_rdReqQ_enqP_dummy2_1$D_IN = 1'b0 ;
assign m_dataRam_rdReqQ_enqP_dummy2_1$EN = 1'b0 ;
// submodule m_dataRam_rdReqQ_full_dummy2_0
assign m_dataRam_rdReqQ_full_dummy2_0$D_IN = 1'd1 ;
assign m_dataRam_rdReqQ_full_dummy2_0$EN =
m_dataRam_rdReqQ_deqP_lat_0$whas ;
// submodule m_dataRam_rdReqQ_full_dummy2_1
assign m_dataRam_rdReqQ_full_dummy2_1$D_IN = 1'd1 ;
assign m_dataRam_rdReqQ_full_dummy2_1$EN = CAN_FIRE_RL_m_pipe_doTagMatch ;
// submodule m_dataRam_rdReqQ_full_dummy2_2
assign m_dataRam_rdReqQ_full_dummy2_2$D_IN = 1'b0 ;
assign m_dataRam_rdReqQ_full_dummy2_2$EN = 1'b0 ;
// submodule m_infoRam_0_bram
assign m_infoRam_0_bram$ADDRA =
MUX_m_infoRam_0_bram$a_put_1__SEL_1 ?
addr__h134631[11:6] :
m_initIndex ;
always@(send_r)
begin
case (send_r[583:582])
2'd0: m_infoRam_0_bram$ADDRB = send_r[14:9];
2'd1: m_infoRam_0_bram$ADDRB = send_r[13:8];
default: m_infoRam_0_bram$ADDRB = send_r[529:524];
endcase
end
assign m_infoRam_0_bram$DIA =
MUX_m_infoRam_0_bram$a_put_1__SEL_1 ?
deqWrite_wrRam[569:512] :
58'd2 ;
assign m_infoRam_0_bram$DIB = 58'h2AAAAAAAAAAAAAA /* unspecified value */ ;
assign m_infoRam_0_bram$WEA = 1'd1 ;
assign m_infoRam_0_bram$WEB = 1'd0 ;
assign m_infoRam_0_bram$ENA =
EN_deqWrite && m_pipe_mat2Out_rl[574:572] == 3'd0 ||
WILL_FIRE_RL_m_doInit ;
assign m_infoRam_0_bram$ENB = EN_send ;
// submodule m_infoRam_0_rdReqQ_deqP_dummy2_0
assign m_infoRam_0_rdReqQ_deqP_dummy2_0$D_IN = 1'd1 ;
assign m_infoRam_0_rdReqQ_deqP_dummy2_0$EN = CAN_FIRE_RL_m_pipe_doTagMatch ;
// submodule m_infoRam_0_rdReqQ_deqP_dummy2_1
assign m_infoRam_0_rdReqQ_deqP_dummy2_1$D_IN = 1'b0 ;
assign m_infoRam_0_rdReqQ_deqP_dummy2_1$EN = 1'b0 ;
// submodule m_infoRam_0_rdReqQ_empty_dummy2_0
assign m_infoRam_0_rdReqQ_empty_dummy2_0$D_IN = 1'd1 ;
assign m_infoRam_0_rdReqQ_empty_dummy2_0$EN =
CAN_FIRE_RL_m_pipe_doTagMatch ;
// submodule m_infoRam_0_rdReqQ_empty_dummy2_1
assign m_infoRam_0_rdReqQ_empty_dummy2_1$D_IN = 1'd1 ;
assign m_infoRam_0_rdReqQ_empty_dummy2_1$EN = EN_send ;
// submodule m_infoRam_0_rdReqQ_empty_dummy2_2
assign m_infoRam_0_rdReqQ_empty_dummy2_2$D_IN = 1'b0 ;
assign m_infoRam_0_rdReqQ_empty_dummy2_2$EN = 1'b0 ;
// submodule m_infoRam_0_rdReqQ_enqP_dummy2_0
assign m_infoRam_0_rdReqQ_enqP_dummy2_0$D_IN = 1'd1 ;
assign m_infoRam_0_rdReqQ_enqP_dummy2_0$EN = EN_send ;
// submodule m_infoRam_0_rdReqQ_enqP_dummy2_1
assign m_infoRam_0_rdReqQ_enqP_dummy2_1$D_IN = 1'b0 ;
assign m_infoRam_0_rdReqQ_enqP_dummy2_1$EN = 1'b0 ;
// submodule m_infoRam_0_rdReqQ_full_dummy2_0
assign m_infoRam_0_rdReqQ_full_dummy2_0$D_IN = 1'd1 ;
assign m_infoRam_0_rdReqQ_full_dummy2_0$EN = CAN_FIRE_RL_m_pipe_doTagMatch ;
// submodule m_infoRam_0_rdReqQ_full_dummy2_1
assign m_infoRam_0_rdReqQ_full_dummy2_1$D_IN = 1'd1 ;
assign m_infoRam_0_rdReqQ_full_dummy2_1$EN = EN_send ;
// submodule m_infoRam_0_rdReqQ_full_dummy2_2
assign m_infoRam_0_rdReqQ_full_dummy2_2$D_IN = 1'b0 ;
assign m_infoRam_0_rdReqQ_full_dummy2_2$EN = 1'b0 ;
// submodule m_infoRam_1_bram
assign m_infoRam_1_bram$ADDRA =
MUX_m_infoRam_1_bram$a_put_1__SEL_1 ?
addr__h134631[11:6] :
m_initIndex ;
assign m_infoRam_1_bram$ADDRB = m_infoRam_0_bram$ADDRB ;
assign m_infoRam_1_bram$DIA =
MUX_m_infoRam_1_bram$a_put_1__SEL_1 ?
deqWrite_wrRam[569:512] :
58'd2 ;
assign m_infoRam_1_bram$DIB = 58'h2AAAAAAAAAAAAAA /* unspecified value */ ;
assign m_infoRam_1_bram$WEA = 1'd1 ;
assign m_infoRam_1_bram$WEB = 1'd0 ;
assign m_infoRam_1_bram$ENA =
EN_deqWrite && m_pipe_mat2Out_rl[574:572] == 3'd1 ||
WILL_FIRE_RL_m_doInit ;
assign m_infoRam_1_bram$ENB = EN_send ;
// submodule m_infoRam_1_rdReqQ_deqP_dummy2_0
assign m_infoRam_1_rdReqQ_deqP_dummy2_0$D_IN = 1'd1 ;
assign m_infoRam_1_rdReqQ_deqP_dummy2_0$EN = CAN_FIRE_RL_m_pipe_doTagMatch ;
// submodule m_infoRam_1_rdReqQ_deqP_dummy2_1
assign m_infoRam_1_rdReqQ_deqP_dummy2_1$D_IN = 1'b0 ;
assign m_infoRam_1_rdReqQ_deqP_dummy2_1$EN = 1'b0 ;
// submodule m_infoRam_1_rdReqQ_empty_dummy2_0
assign m_infoRam_1_rdReqQ_empty_dummy2_0$D_IN = 1'd1 ;
assign m_infoRam_1_rdReqQ_empty_dummy2_0$EN =
CAN_FIRE_RL_m_pipe_doTagMatch ;
// submodule m_infoRam_1_rdReqQ_empty_dummy2_1
assign m_infoRam_1_rdReqQ_empty_dummy2_1$D_IN = 1'd1 ;
assign m_infoRam_1_rdReqQ_empty_dummy2_1$EN = EN_send ;
// submodule m_infoRam_1_rdReqQ_empty_dummy2_2
assign m_infoRam_1_rdReqQ_empty_dummy2_2$D_IN = 1'b0 ;
assign m_infoRam_1_rdReqQ_empty_dummy2_2$EN = 1'b0 ;
// submodule m_infoRam_1_rdReqQ_enqP_dummy2_0
assign m_infoRam_1_rdReqQ_enqP_dummy2_0$D_IN = 1'd1 ;
assign m_infoRam_1_rdReqQ_enqP_dummy2_0$EN = EN_send ;
// submodule m_infoRam_1_rdReqQ_enqP_dummy2_1
assign m_infoRam_1_rdReqQ_enqP_dummy2_1$D_IN = 1'b0 ;
assign m_infoRam_1_rdReqQ_enqP_dummy2_1$EN = 1'b0 ;
// submodule m_infoRam_1_rdReqQ_full_dummy2_0
assign m_infoRam_1_rdReqQ_full_dummy2_0$D_IN = 1'd1 ;
assign m_infoRam_1_rdReqQ_full_dummy2_0$EN = CAN_FIRE_RL_m_pipe_doTagMatch ;
// submodule m_infoRam_1_rdReqQ_full_dummy2_1
assign m_infoRam_1_rdReqQ_full_dummy2_1$D_IN = 1'd1 ;
assign m_infoRam_1_rdReqQ_full_dummy2_1$EN = EN_send ;
// submodule m_infoRam_1_rdReqQ_full_dummy2_2
assign m_infoRam_1_rdReqQ_full_dummy2_2$D_IN = 1'b0 ;
assign m_infoRam_1_rdReqQ_full_dummy2_2$EN = 1'b0 ;
// submodule m_infoRam_2_bram
assign m_infoRam_2_bram$ADDRA =
MUX_m_infoRam_2_bram$a_put_1__SEL_1 ?
addr__h134631[11:6] :
m_initIndex ;
assign m_infoRam_2_bram$ADDRB = m_infoRam_0_bram$ADDRB ;
assign m_infoRam_2_bram$DIA =
MUX_m_infoRam_2_bram$a_put_1__SEL_1 ?
deqWrite_wrRam[569:512] :
58'd2 ;
assign m_infoRam_2_bram$DIB = 58'h2AAAAAAAAAAAAAA /* unspecified value */ ;
assign m_infoRam_2_bram$WEA = 1'd1 ;
assign m_infoRam_2_bram$WEB = 1'd0 ;
assign m_infoRam_2_bram$ENA =
EN_deqWrite && m_pipe_mat2Out_rl[574:572] == 3'd2 ||
WILL_FIRE_RL_m_doInit ;
assign m_infoRam_2_bram$ENB = EN_send ;
// submodule m_infoRam_2_rdReqQ_deqP_dummy2_0
assign m_infoRam_2_rdReqQ_deqP_dummy2_0$D_IN = 1'd1 ;
assign m_infoRam_2_rdReqQ_deqP_dummy2_0$EN = CAN_FIRE_RL_m_pipe_doTagMatch ;
// submodule m_infoRam_2_rdReqQ_deqP_dummy2_1
assign m_infoRam_2_rdReqQ_deqP_dummy2_1$D_IN = 1'b0 ;
assign m_infoRam_2_rdReqQ_deqP_dummy2_1$EN = 1'b0 ;
// submodule m_infoRam_2_rdReqQ_empty_dummy2_0
assign m_infoRam_2_rdReqQ_empty_dummy2_0$D_IN = 1'd1 ;
assign m_infoRam_2_rdReqQ_empty_dummy2_0$EN =
CAN_FIRE_RL_m_pipe_doTagMatch ;
// submodule m_infoRam_2_rdReqQ_empty_dummy2_1
assign m_infoRam_2_rdReqQ_empty_dummy2_1$D_IN = 1'd1 ;
assign m_infoRam_2_rdReqQ_empty_dummy2_1$EN = EN_send ;
// submodule m_infoRam_2_rdReqQ_empty_dummy2_2
assign m_infoRam_2_rdReqQ_empty_dummy2_2$D_IN = 1'b0 ;
assign m_infoRam_2_rdReqQ_empty_dummy2_2$EN = 1'b0 ;
// submodule m_infoRam_2_rdReqQ_enqP_dummy2_0
assign m_infoRam_2_rdReqQ_enqP_dummy2_0$D_IN = 1'd1 ;
assign m_infoRam_2_rdReqQ_enqP_dummy2_0$EN = EN_send ;
// submodule m_infoRam_2_rdReqQ_enqP_dummy2_1
assign m_infoRam_2_rdReqQ_enqP_dummy2_1$D_IN = 1'b0 ;
assign m_infoRam_2_rdReqQ_enqP_dummy2_1$EN = 1'b0 ;
// submodule m_infoRam_2_rdReqQ_full_dummy2_0
assign m_infoRam_2_rdReqQ_full_dummy2_0$D_IN = 1'd1 ;
assign m_infoRam_2_rdReqQ_full_dummy2_0$EN = CAN_FIRE_RL_m_pipe_doTagMatch ;
// submodule m_infoRam_2_rdReqQ_full_dummy2_1
assign m_infoRam_2_rdReqQ_full_dummy2_1$D_IN = 1'd1 ;
assign m_infoRam_2_rdReqQ_full_dummy2_1$EN = EN_send ;
// submodule m_infoRam_2_rdReqQ_full_dummy2_2
assign m_infoRam_2_rdReqQ_full_dummy2_2$D_IN = 1'b0 ;
assign m_infoRam_2_rdReqQ_full_dummy2_2$EN = 1'b0 ;
// submodule m_infoRam_3_bram
assign m_infoRam_3_bram$ADDRA =
MUX_m_infoRam_3_bram$a_put_1__SEL_1 ?
addr__h134631[11:6] :
m_initIndex ;
assign m_infoRam_3_bram$ADDRB = m_infoRam_0_bram$ADDRB ;
assign m_infoRam_3_bram$DIA =
MUX_m_infoRam_3_bram$a_put_1__SEL_1 ?
deqWrite_wrRam[569:512] :
58'd2 ;
assign m_infoRam_3_bram$DIB = 58'h2AAAAAAAAAAAAAA /* unspecified value */ ;
assign m_infoRam_3_bram$WEA = 1'd1 ;
assign m_infoRam_3_bram$WEB = 1'd0 ;
assign m_infoRam_3_bram$ENA =
EN_deqWrite && m_pipe_mat2Out_rl[574:572] == 3'd3 ||
WILL_FIRE_RL_m_doInit ;
assign m_infoRam_3_bram$ENB = EN_send ;
// submodule m_infoRam_3_rdReqQ_deqP_dummy2_0
assign m_infoRam_3_rdReqQ_deqP_dummy2_0$D_IN = 1'd1 ;
assign m_infoRam_3_rdReqQ_deqP_dummy2_0$EN = CAN_FIRE_RL_m_pipe_doTagMatch ;
// submodule m_infoRam_3_rdReqQ_deqP_dummy2_1
assign m_infoRam_3_rdReqQ_deqP_dummy2_1$D_IN = 1'b0 ;
assign m_infoRam_3_rdReqQ_deqP_dummy2_1$EN = 1'b0 ;
// submodule m_infoRam_3_rdReqQ_empty_dummy2_0
assign m_infoRam_3_rdReqQ_empty_dummy2_0$D_IN = 1'd1 ;
assign m_infoRam_3_rdReqQ_empty_dummy2_0$EN =
CAN_FIRE_RL_m_pipe_doTagMatch ;
// submodule m_infoRam_3_rdReqQ_empty_dummy2_1
assign m_infoRam_3_rdReqQ_empty_dummy2_1$D_IN = 1'd1 ;
assign m_infoRam_3_rdReqQ_empty_dummy2_1$EN = EN_send ;
// submodule m_infoRam_3_rdReqQ_empty_dummy2_2
assign m_infoRam_3_rdReqQ_empty_dummy2_2$D_IN = 1'b0 ;
assign m_infoRam_3_rdReqQ_empty_dummy2_2$EN = 1'b0 ;
// submodule m_infoRam_3_rdReqQ_enqP_dummy2_0
assign m_infoRam_3_rdReqQ_enqP_dummy2_0$D_IN = 1'd1 ;
assign m_infoRam_3_rdReqQ_enqP_dummy2_0$EN = EN_send ;
// submodule m_infoRam_3_rdReqQ_enqP_dummy2_1
assign m_infoRam_3_rdReqQ_enqP_dummy2_1$D_IN = 1'b0 ;
assign m_infoRam_3_rdReqQ_enqP_dummy2_1$EN = 1'b0 ;
// submodule m_infoRam_3_rdReqQ_full_dummy2_0
assign m_infoRam_3_rdReqQ_full_dummy2_0$D_IN = 1'd1 ;
assign m_infoRam_3_rdReqQ_full_dummy2_0$EN = CAN_FIRE_RL_m_pipe_doTagMatch ;
// submodule m_infoRam_3_rdReqQ_full_dummy2_1
assign m_infoRam_3_rdReqQ_full_dummy2_1$D_IN = 1'd1 ;
assign m_infoRam_3_rdReqQ_full_dummy2_1$EN = EN_send ;
// submodule m_infoRam_3_rdReqQ_full_dummy2_2
assign m_infoRam_3_rdReqQ_full_dummy2_2$D_IN = 1'b0 ;
assign m_infoRam_3_rdReqQ_full_dummy2_2$EN = 1'b0 ;
// submodule m_infoRam_4_bram
assign m_infoRam_4_bram$ADDRA =
MUX_m_infoRam_4_bram$a_put_1__SEL_1 ?
addr__h134631[11:6] :
m_initIndex ;
assign m_infoRam_4_bram$ADDRB = m_infoRam_0_bram$ADDRB ;
assign m_infoRam_4_bram$DIA =
MUX_m_infoRam_4_bram$a_put_1__SEL_1 ?
deqWrite_wrRam[569:512] :
58'd2 ;
assign m_infoRam_4_bram$DIB = 58'h2AAAAAAAAAAAAAA /* unspecified value */ ;
assign m_infoRam_4_bram$WEA = 1'd1 ;
assign m_infoRam_4_bram$WEB = 1'd0 ;
assign m_infoRam_4_bram$ENA =
EN_deqWrite && m_pipe_mat2Out_rl[574:572] == 3'd4 ||
WILL_FIRE_RL_m_doInit ;
assign m_infoRam_4_bram$ENB = EN_send ;
// submodule m_infoRam_4_rdReqQ_deqP_dummy2_0
assign m_infoRam_4_rdReqQ_deqP_dummy2_0$D_IN = 1'd1 ;
assign m_infoRam_4_rdReqQ_deqP_dummy2_0$EN = CAN_FIRE_RL_m_pipe_doTagMatch ;
// submodule m_infoRam_4_rdReqQ_deqP_dummy2_1
assign m_infoRam_4_rdReqQ_deqP_dummy2_1$D_IN = 1'b0 ;
assign m_infoRam_4_rdReqQ_deqP_dummy2_1$EN = 1'b0 ;
// submodule m_infoRam_4_rdReqQ_empty_dummy2_0
assign m_infoRam_4_rdReqQ_empty_dummy2_0$D_IN = 1'd1 ;
assign m_infoRam_4_rdReqQ_empty_dummy2_0$EN =
CAN_FIRE_RL_m_pipe_doTagMatch ;
// submodule m_infoRam_4_rdReqQ_empty_dummy2_1
assign m_infoRam_4_rdReqQ_empty_dummy2_1$D_IN = 1'd1 ;
assign m_infoRam_4_rdReqQ_empty_dummy2_1$EN = EN_send ;
// submodule m_infoRam_4_rdReqQ_empty_dummy2_2
assign m_infoRam_4_rdReqQ_empty_dummy2_2$D_IN = 1'b0 ;
assign m_infoRam_4_rdReqQ_empty_dummy2_2$EN = 1'b0 ;
// submodule m_infoRam_4_rdReqQ_enqP_dummy2_0
assign m_infoRam_4_rdReqQ_enqP_dummy2_0$D_IN = 1'd1 ;
assign m_infoRam_4_rdReqQ_enqP_dummy2_0$EN = EN_send ;
// submodule m_infoRam_4_rdReqQ_enqP_dummy2_1
assign m_infoRam_4_rdReqQ_enqP_dummy2_1$D_IN = 1'b0 ;
assign m_infoRam_4_rdReqQ_enqP_dummy2_1$EN = 1'b0 ;
// submodule m_infoRam_4_rdReqQ_full_dummy2_0
assign m_infoRam_4_rdReqQ_full_dummy2_0$D_IN = 1'd1 ;
assign m_infoRam_4_rdReqQ_full_dummy2_0$EN = CAN_FIRE_RL_m_pipe_doTagMatch ;
// submodule m_infoRam_4_rdReqQ_full_dummy2_1
assign m_infoRam_4_rdReqQ_full_dummy2_1$D_IN = 1'd1 ;
assign m_infoRam_4_rdReqQ_full_dummy2_1$EN = EN_send ;
// submodule m_infoRam_4_rdReqQ_full_dummy2_2
assign m_infoRam_4_rdReqQ_full_dummy2_2$D_IN = 1'b0 ;
assign m_infoRam_4_rdReqQ_full_dummy2_2$EN = 1'b0 ;
// submodule m_infoRam_5_bram
assign m_infoRam_5_bram$ADDRA =
MUX_m_infoRam_5_bram$a_put_1__SEL_1 ?
addr__h134631[11:6] :
m_initIndex ;
assign m_infoRam_5_bram$ADDRB = m_infoRam_0_bram$ADDRB ;
assign m_infoRam_5_bram$DIA =
MUX_m_infoRam_5_bram$a_put_1__SEL_1 ?
deqWrite_wrRam[569:512] :
58'd2 ;
assign m_infoRam_5_bram$DIB = 58'h2AAAAAAAAAAAAAA /* unspecified value */ ;
assign m_infoRam_5_bram$WEA = 1'd1 ;
assign m_infoRam_5_bram$WEB = 1'd0 ;
assign m_infoRam_5_bram$ENA =
EN_deqWrite && m_pipe_mat2Out_rl[574:572] == 3'd5 ||
WILL_FIRE_RL_m_doInit ;
assign m_infoRam_5_bram$ENB = EN_send ;
// submodule m_infoRam_5_rdReqQ_deqP_dummy2_0
assign m_infoRam_5_rdReqQ_deqP_dummy2_0$D_IN = 1'd1 ;
assign m_infoRam_5_rdReqQ_deqP_dummy2_0$EN = CAN_FIRE_RL_m_pipe_doTagMatch ;
// submodule m_infoRam_5_rdReqQ_deqP_dummy2_1
assign m_infoRam_5_rdReqQ_deqP_dummy2_1$D_IN = 1'b0 ;
assign m_infoRam_5_rdReqQ_deqP_dummy2_1$EN = 1'b0 ;
// submodule m_infoRam_5_rdReqQ_empty_dummy2_0
assign m_infoRam_5_rdReqQ_empty_dummy2_0$D_IN = 1'd1 ;
assign m_infoRam_5_rdReqQ_empty_dummy2_0$EN =
CAN_FIRE_RL_m_pipe_doTagMatch ;
// submodule m_infoRam_5_rdReqQ_empty_dummy2_1
assign m_infoRam_5_rdReqQ_empty_dummy2_1$D_IN = 1'd1 ;
assign m_infoRam_5_rdReqQ_empty_dummy2_1$EN = EN_send ;
// submodule m_infoRam_5_rdReqQ_empty_dummy2_2
assign m_infoRam_5_rdReqQ_empty_dummy2_2$D_IN = 1'b0 ;
assign m_infoRam_5_rdReqQ_empty_dummy2_2$EN = 1'b0 ;
// submodule m_infoRam_5_rdReqQ_enqP_dummy2_0
assign m_infoRam_5_rdReqQ_enqP_dummy2_0$D_IN = 1'd1 ;
assign m_infoRam_5_rdReqQ_enqP_dummy2_0$EN = EN_send ;
// submodule m_infoRam_5_rdReqQ_enqP_dummy2_1
assign m_infoRam_5_rdReqQ_enqP_dummy2_1$D_IN = 1'b0 ;
assign m_infoRam_5_rdReqQ_enqP_dummy2_1$EN = 1'b0 ;
// submodule m_infoRam_5_rdReqQ_full_dummy2_0
assign m_infoRam_5_rdReqQ_full_dummy2_0$D_IN = 1'd1 ;
assign m_infoRam_5_rdReqQ_full_dummy2_0$EN = CAN_FIRE_RL_m_pipe_doTagMatch ;
// submodule m_infoRam_5_rdReqQ_full_dummy2_1
assign m_infoRam_5_rdReqQ_full_dummy2_1$D_IN = 1'd1 ;
assign m_infoRam_5_rdReqQ_full_dummy2_1$EN = EN_send ;
// submodule m_infoRam_5_rdReqQ_full_dummy2_2
assign m_infoRam_5_rdReqQ_full_dummy2_2$D_IN = 1'b0 ;
assign m_infoRam_5_rdReqQ_full_dummy2_2$EN = 1'b0 ;
// submodule m_infoRam_6_bram
assign m_infoRam_6_bram$ADDRA =
MUX_m_infoRam_6_bram$a_put_1__SEL_1 ?
addr__h134631[11:6] :
m_initIndex ;
assign m_infoRam_6_bram$ADDRB = m_infoRam_0_bram$ADDRB ;
assign m_infoRam_6_bram$DIA =
MUX_m_infoRam_6_bram$a_put_1__SEL_1 ?
deqWrite_wrRam[569:512] :
58'd2 ;
assign m_infoRam_6_bram$DIB = 58'h2AAAAAAAAAAAAAA /* unspecified value */ ;
assign m_infoRam_6_bram$WEA = 1'd1 ;
assign m_infoRam_6_bram$WEB = 1'd0 ;
assign m_infoRam_6_bram$ENA =
EN_deqWrite && m_pipe_mat2Out_rl[574:572] == 3'd6 ||
WILL_FIRE_RL_m_doInit ;
assign m_infoRam_6_bram$ENB = EN_send ;
// submodule m_infoRam_6_rdReqQ_deqP_dummy2_0
assign m_infoRam_6_rdReqQ_deqP_dummy2_0$D_IN = 1'd1 ;
assign m_infoRam_6_rdReqQ_deqP_dummy2_0$EN = CAN_FIRE_RL_m_pipe_doTagMatch ;
// submodule m_infoRam_6_rdReqQ_deqP_dummy2_1
assign m_infoRam_6_rdReqQ_deqP_dummy2_1$D_IN = 1'b0 ;
assign m_infoRam_6_rdReqQ_deqP_dummy2_1$EN = 1'b0 ;
// submodule m_infoRam_6_rdReqQ_empty_dummy2_0
assign m_infoRam_6_rdReqQ_empty_dummy2_0$D_IN = 1'd1 ;
assign m_infoRam_6_rdReqQ_empty_dummy2_0$EN =
CAN_FIRE_RL_m_pipe_doTagMatch ;
// submodule m_infoRam_6_rdReqQ_empty_dummy2_1
assign m_infoRam_6_rdReqQ_empty_dummy2_1$D_IN = 1'd1 ;
assign m_infoRam_6_rdReqQ_empty_dummy2_1$EN = EN_send ;
// submodule m_infoRam_6_rdReqQ_empty_dummy2_2
assign m_infoRam_6_rdReqQ_empty_dummy2_2$D_IN = 1'b0 ;
assign m_infoRam_6_rdReqQ_empty_dummy2_2$EN = 1'b0 ;
// submodule m_infoRam_6_rdReqQ_enqP_dummy2_0
assign m_infoRam_6_rdReqQ_enqP_dummy2_0$D_IN = 1'd1 ;
assign m_infoRam_6_rdReqQ_enqP_dummy2_0$EN = EN_send ;
// submodule m_infoRam_6_rdReqQ_enqP_dummy2_1
assign m_infoRam_6_rdReqQ_enqP_dummy2_1$D_IN = 1'b0 ;
assign m_infoRam_6_rdReqQ_enqP_dummy2_1$EN = 1'b0 ;
// submodule m_infoRam_6_rdReqQ_full_dummy2_0
assign m_infoRam_6_rdReqQ_full_dummy2_0$D_IN = 1'd1 ;
assign m_infoRam_6_rdReqQ_full_dummy2_0$EN = CAN_FIRE_RL_m_pipe_doTagMatch ;
// submodule m_infoRam_6_rdReqQ_full_dummy2_1
assign m_infoRam_6_rdReqQ_full_dummy2_1$D_IN = 1'd1 ;
assign m_infoRam_6_rdReqQ_full_dummy2_1$EN = EN_send ;
// submodule m_infoRam_6_rdReqQ_full_dummy2_2
assign m_infoRam_6_rdReqQ_full_dummy2_2$D_IN = 1'b0 ;
assign m_infoRam_6_rdReqQ_full_dummy2_2$EN = 1'b0 ;
// submodule m_infoRam_7_bram
assign m_infoRam_7_bram$ADDRA =
MUX_m_infoRam_7_bram$a_put_1__SEL_1 ?
addr__h134631[11:6] :
m_initIndex ;
assign m_infoRam_7_bram$ADDRB = m_infoRam_0_bram$ADDRB ;
assign m_infoRam_7_bram$DIA =
MUX_m_infoRam_7_bram$a_put_1__SEL_1 ?
deqWrite_wrRam[569:512] :
58'd2 ;
assign m_infoRam_7_bram$DIB = 58'h2AAAAAAAAAAAAAA /* unspecified value */ ;
assign m_infoRam_7_bram$WEA = 1'd1 ;
assign m_infoRam_7_bram$WEB = 1'd0 ;
assign m_infoRam_7_bram$ENA =
EN_deqWrite && m_pipe_mat2Out_rl[574:572] == 3'd7 ||
WILL_FIRE_RL_m_doInit ;
assign m_infoRam_7_bram$ENB = EN_send ;
// submodule m_infoRam_7_rdReqQ_deqP_dummy2_0
assign m_infoRam_7_rdReqQ_deqP_dummy2_0$D_IN = 1'd1 ;
assign m_infoRam_7_rdReqQ_deqP_dummy2_0$EN = CAN_FIRE_RL_m_pipe_doTagMatch ;
// submodule m_infoRam_7_rdReqQ_deqP_dummy2_1
assign m_infoRam_7_rdReqQ_deqP_dummy2_1$D_IN = 1'b0 ;
assign m_infoRam_7_rdReqQ_deqP_dummy2_1$EN = 1'b0 ;
// submodule m_infoRam_7_rdReqQ_empty_dummy2_0
assign m_infoRam_7_rdReqQ_empty_dummy2_0$D_IN = 1'd1 ;
assign m_infoRam_7_rdReqQ_empty_dummy2_0$EN =
CAN_FIRE_RL_m_pipe_doTagMatch ;
// submodule m_infoRam_7_rdReqQ_empty_dummy2_1
assign m_infoRam_7_rdReqQ_empty_dummy2_1$D_IN = 1'd1 ;
assign m_infoRam_7_rdReqQ_empty_dummy2_1$EN = EN_send ;
// submodule m_infoRam_7_rdReqQ_empty_dummy2_2
assign m_infoRam_7_rdReqQ_empty_dummy2_2$D_IN = 1'b0 ;
assign m_infoRam_7_rdReqQ_empty_dummy2_2$EN = 1'b0 ;
// submodule m_infoRam_7_rdReqQ_enqP_dummy2_0
assign m_infoRam_7_rdReqQ_enqP_dummy2_0$D_IN = 1'd1 ;
assign m_infoRam_7_rdReqQ_enqP_dummy2_0$EN = EN_send ;
// submodule m_infoRam_7_rdReqQ_enqP_dummy2_1
assign m_infoRam_7_rdReqQ_enqP_dummy2_1$D_IN = 1'b0 ;
assign m_infoRam_7_rdReqQ_enqP_dummy2_1$EN = 1'b0 ;
// submodule m_infoRam_7_rdReqQ_full_dummy2_0
assign m_infoRam_7_rdReqQ_full_dummy2_0$D_IN = 1'd1 ;
assign m_infoRam_7_rdReqQ_full_dummy2_0$EN = CAN_FIRE_RL_m_pipe_doTagMatch ;
// submodule m_infoRam_7_rdReqQ_full_dummy2_1
assign m_infoRam_7_rdReqQ_full_dummy2_1$D_IN = 1'd1 ;
assign m_infoRam_7_rdReqQ_full_dummy2_1$EN = EN_send ;
// submodule m_infoRam_7_rdReqQ_full_dummy2_2
assign m_infoRam_7_rdReqQ_full_dummy2_2$D_IN = 1'b0 ;
assign m_infoRam_7_rdReqQ_full_dummy2_2$EN = 1'b0 ;
// submodule m_pipe_enq2Mat_dummy2_0
assign m_pipe_enq2Mat_dummy2_0$D_IN = 1'd1 ;
assign m_pipe_enq2Mat_dummy2_0$EN = CAN_FIRE_RL_m_pipe_doMatch_bypass ;
// submodule m_pipe_enq2Mat_dummy2_1
assign m_pipe_enq2Mat_dummy2_1$D_IN = 1'd1 ;
assign m_pipe_enq2Mat_dummy2_1$EN = CAN_FIRE_RL_m_pipe_doTagMatch ;
// submodule m_pipe_enq2Mat_dummy2_2
assign m_pipe_enq2Mat_dummy2_2$D_IN = 1'd1 ;
assign m_pipe_enq2Mat_dummy2_2$EN = EN_send ;
// submodule m_pipe_mat2Out_dummy2_0
assign m_pipe_mat2Out_dummy2_0$D_IN = 1'd1 ;
assign m_pipe_mat2Out_dummy2_0$EN = EN_deqWrite ;
// submodule m_pipe_mat2Out_dummy2_1
assign m_pipe_mat2Out_dummy2_1$D_IN = 1'd1 ;
assign m_pipe_mat2Out_dummy2_1$EN = CAN_FIRE_RL_m_pipe_doTagMatch ;
// submodule m_repRam_rdReqQ_deqP_dummy2_0
assign m_repRam_rdReqQ_deqP_dummy2_0$D_IN = 1'd1 ;
assign m_repRam_rdReqQ_deqP_dummy2_0$EN = CAN_FIRE_RL_m_pipe_doTagMatch ;
// submodule m_repRam_rdReqQ_deqP_dummy2_1
assign m_repRam_rdReqQ_deqP_dummy2_1$D_IN = 1'b0 ;
assign m_repRam_rdReqQ_deqP_dummy2_1$EN = 1'b0 ;
// submodule m_repRam_rdReqQ_empty_dummy2_0
assign m_repRam_rdReqQ_empty_dummy2_0$D_IN = 1'd1 ;
assign m_repRam_rdReqQ_empty_dummy2_0$EN = CAN_FIRE_RL_m_pipe_doTagMatch ;
// submodule m_repRam_rdReqQ_empty_dummy2_1
assign m_repRam_rdReqQ_empty_dummy2_1$D_IN = 1'd1 ;
assign m_repRam_rdReqQ_empty_dummy2_1$EN = EN_send ;
// submodule m_repRam_rdReqQ_empty_dummy2_2
assign m_repRam_rdReqQ_empty_dummy2_2$D_IN = 1'b0 ;
assign m_repRam_rdReqQ_empty_dummy2_2$EN = 1'b0 ;
// submodule m_repRam_rdReqQ_enqP_dummy2_0
assign m_repRam_rdReqQ_enqP_dummy2_0$D_IN = 1'd1 ;
assign m_repRam_rdReqQ_enqP_dummy2_0$EN = EN_send ;
// submodule m_repRam_rdReqQ_enqP_dummy2_1
assign m_repRam_rdReqQ_enqP_dummy2_1$D_IN = 1'b0 ;
assign m_repRam_rdReqQ_enqP_dummy2_1$EN = 1'b0 ;
// submodule m_repRam_rdReqQ_full_dummy2_0
assign m_repRam_rdReqQ_full_dummy2_0$D_IN = 1'd1 ;
assign m_repRam_rdReqQ_full_dummy2_0$EN = CAN_FIRE_RL_m_pipe_doTagMatch ;
// submodule m_repRam_rdReqQ_full_dummy2_1
assign m_repRam_rdReqQ_full_dummy2_1$D_IN = 1'd1 ;
assign m_repRam_rdReqQ_full_dummy2_1$EN = EN_send ;
// submodule m_repRam_rdReqQ_full_dummy2_2
assign m_repRam_rdReqQ_full_dummy2_2$D_IN = 1'b0 ;
assign m_repRam_rdReqQ_full_dummy2_2$EN = 1'b0 ;
// remaining internal signals
assign IF_IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND__ETC___d1606 =
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1396 ?
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1308 ?
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1575 :
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1578) :
(m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1239 ?
3'd0 :
y_avValue_way__h91991) ;
assign IF_IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75__ETC___d1557 =
(IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1498 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1515 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1517) ?
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1501 :
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1498 ;
assign IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1003 =
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
((m_pipe_bypass$wget[572:570] == 3'd4) ?
m_pipe_bypass$wget[514:512] :
m_pipe_enq2Mat_rl[756:754]) :
m_pipe_enq2Mat_rl[756:754] ;
assign IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1020 =
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
((m_pipe_bypass$wget[572:570] == 3'd3) ?
m_pipe_bypass$wget[517:516] :
m_pipe_enq2Mat_rl[700:699]) :
m_pipe_enq2Mat_rl[700:699] ;
assign IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1023 =
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
((m_pipe_bypass$wget[572:570] == 3'd3) ?
m_pipe_bypass$wget[515] :
m_pipe_enq2Mat_rl[698]) :
m_pipe_enq2Mat_rl[698] ;
assign IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1027 =
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
((m_pipe_bypass$wget[572:570] == 3'd3) ?
m_pipe_bypass$wget[514:512] :
m_pipe_enq2Mat_rl[697:695]) :
m_pipe_enq2Mat_rl[697:695] ;
assign IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1044 =
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
((m_pipe_bypass$wget[572:570] == 3'd2) ?
m_pipe_bypass$wget[517:516] :
m_pipe_enq2Mat_rl[641:640]) :
m_pipe_enq2Mat_rl[641:640] ;
assign IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1047 =
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
((m_pipe_bypass$wget[572:570] == 3'd2) ?
m_pipe_bypass$wget[515] :
m_pipe_enq2Mat_rl[639]) :
m_pipe_enq2Mat_rl[639] ;
assign IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1051 =
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
((m_pipe_bypass$wget[572:570] == 3'd2) ?
m_pipe_bypass$wget[514:512] :
m_pipe_enq2Mat_rl[638:636]) :
m_pipe_enq2Mat_rl[638:636] ;
assign IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1068 =
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
((m_pipe_bypass$wget[572:570] == 3'd1) ?
m_pipe_bypass$wget[517:516] :
m_pipe_enq2Mat_rl[582:581]) :
m_pipe_enq2Mat_rl[582:581] ;
assign IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1071 =
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
((m_pipe_bypass$wget[572:570] == 3'd1) ?
m_pipe_bypass$wget[515] :
m_pipe_enq2Mat_rl[580]) :
m_pipe_enq2Mat_rl[580] ;
assign IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1075 =
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
((m_pipe_bypass$wget[572:570] == 3'd1) ?
m_pipe_bypass$wget[514:512] :
m_pipe_enq2Mat_rl[579:577]) :
m_pipe_enq2Mat_rl[579:577] ;
assign IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1092 =
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
((m_pipe_bypass$wget[572:570] == 3'd0) ?
m_pipe_bypass$wget[517:516] :
m_pipe_enq2Mat_rl[523:522]) :
m_pipe_enq2Mat_rl[523:522] ;
assign IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1095 =
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
((m_pipe_bypass$wget[572:570] == 3'd0) ?
m_pipe_bypass$wget[515] :
m_pipe_enq2Mat_rl[521]) :
m_pipe_enq2Mat_rl[521] ;
assign IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1099 =
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
((m_pipe_bypass$wget[572:570] == 3'd0) ?
m_pipe_bypass$wget[514:512] :
m_pipe_enq2Mat_rl[520:518]) :
m_pipe_enq2Mat_rl[520:518] ;
assign IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1112 =
{ IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
m_pipe_bypass$wget[572:570] == 3'd7 ||
m_pipe_enq2Mat_rl[989] :
m_pipe_enq2Mat_rl[989],
x__h66264,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d920,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d925,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d931,
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
m_pipe_bypass$wget[572:570] == 3'd6 ||
m_pipe_enq2Mat_rl[930] :
m_pipe_enq2Mat_rl[930],
x__h66701,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d948,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d951,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d955,
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
m_pipe_bypass$wget[572:570] == 3'd5 ||
m_pipe_enq2Mat_rl[871] :
m_pipe_enq2Mat_rl[871],
x__h67041,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d972,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d975,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d979,
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
m_pipe_bypass$wget[572:570] == 3'd4 ||
m_pipe_enq2Mat_rl[812] :
m_pipe_enq2Mat_rl[812],
x__h67381,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d996,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d999,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1003,
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
m_pipe_bypass$wget[572:570] == 3'd3 ||
m_pipe_enq2Mat_rl[753] :
m_pipe_enq2Mat_rl[753],
x__h67721,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1020,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1023,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1027,
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
m_pipe_bypass$wget[572:570] == 3'd2 ||
m_pipe_enq2Mat_rl[694] :
m_pipe_enq2Mat_rl[694],
x__h68061,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1044,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1047,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1051,
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
m_pipe_bypass$wget[572:570] == 3'd1 ||
m_pipe_enq2Mat_rl[635] :
m_pipe_enq2Mat_rl[635],
x__h68401,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1068,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1071,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1075,
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
m_pipe_bypass$wget[572:570] == 3'd0 ||
m_pipe_enq2Mat_rl[576] :
m_pipe_enq2Mat_rl[576],
x__h68741,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1092,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1095,
IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d1099,
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ||
m_pipe_enq2Mat_rl[517],
m_pipe_enq2Mat_rl[516:4],
CASE_m_pipe_enq2Mat_rl_BITS_3_TO_2_0_m_pipe_en_ETC__q2,
m_pipe_enq2Mat_rl[1:0] } ;
assign IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d920 =
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
((m_pipe_bypass$wget[572:570] == 3'd7) ?
m_pipe_bypass$wget[517:516] :
m_pipe_enq2Mat_rl[936:935]) :
m_pipe_enq2Mat_rl[936:935] ;
assign IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d925 =
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
((m_pipe_bypass$wget[572:570] == 3'd7) ?
m_pipe_bypass$wget[515] :
m_pipe_enq2Mat_rl[934]) :
m_pipe_enq2Mat_rl[934] ;
assign IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d931 =
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
((m_pipe_bypass$wget[572:570] == 3'd7) ?
m_pipe_bypass$wget[514:512] :
m_pipe_enq2Mat_rl[933:931]) :
m_pipe_enq2Mat_rl[933:931] ;
assign IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d948 =
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
((m_pipe_bypass$wget[572:570] == 3'd6) ?
m_pipe_bypass$wget[517:516] :
m_pipe_enq2Mat_rl[877:876]) :
m_pipe_enq2Mat_rl[877:876] ;
assign IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d951 =
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
((m_pipe_bypass$wget[572:570] == 3'd6) ?
m_pipe_bypass$wget[515] :
m_pipe_enq2Mat_rl[875]) :
m_pipe_enq2Mat_rl[875] ;
assign IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d955 =
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
((m_pipe_bypass$wget[572:570] == 3'd6) ?
m_pipe_bypass$wget[514:512] :
m_pipe_enq2Mat_rl[874:872]) :
m_pipe_enq2Mat_rl[874:872] ;
assign IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d972 =
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
((m_pipe_bypass$wget[572:570] == 3'd5) ?
m_pipe_bypass$wget[517:516] :
m_pipe_enq2Mat_rl[818:817]) :
m_pipe_enq2Mat_rl[818:817] ;
assign IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d975 =
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
((m_pipe_bypass$wget[572:570] == 3'd5) ?
m_pipe_bypass$wget[515] :
m_pipe_enq2Mat_rl[816]) :
m_pipe_enq2Mat_rl[816] ;
assign IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d979 =
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
((m_pipe_bypass$wget[572:570] == 3'd5) ?
m_pipe_bypass$wget[514:512] :
m_pipe_enq2Mat_rl[815:813]) :
m_pipe_enq2Mat_rl[815:813] ;
assign IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d996 =
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
((m_pipe_bypass$wget[572:570] == 3'd4) ?
m_pipe_bypass$wget[517:516] :
m_pipe_enq2Mat_rl[759:758]) :
m_pipe_enq2Mat_rl[759:758] ;
assign IF_IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypas_ETC___d999 =
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
((m_pipe_bypass$wget[572:570] == 3'd4) ?
m_pipe_bypass$wget[515] :
m_pipe_enq2Mat_rl[757]) :
m_pipe_enq2Mat_rl[757] ;
assign IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1386 =
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1349 ==
2'd0 ||
!IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1355) ?
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1378 !=
2'd0 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1384 :
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1349 !=
2'd0 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1355 ;
assign IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1387 =
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1318 ==
2'd0 ||
!IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1324) ?
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1334 !=
2'd0 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1340 :
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1318 !=
2'd0 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1324 ;
assign IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1388 =
((IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1318 ==
2'd0 ||
!IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1324) &&
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1334 ==
2'd0 ||
!IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1340)) ?
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1386 :
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1387 ;
assign IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1391 =
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1271 ==
2'd0 ||
!IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1277) ?
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1299 !=
2'd0 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1304 :
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1271 !=
2'd0 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1277 ;
assign IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1394 =
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1230 ==
2'd0 ||
!IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1248) ?
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1255 !=
2'd0 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1260 :
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1230 !=
2'd0 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1248 ;
assign IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1395 =
((IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1230 ==
2'd0 ||
!IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1248) &&
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1255 ==
2'd0 ||
!IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1260)) ?
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1391 :
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1394 ;
assign IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1396 =
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1308 ?
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1388 :
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1395 ;
assign IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1558 =
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1407 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1411) ?
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1491 :
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1486 ;
assign IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1559 =
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1407 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1411 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1429 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1433) ?
IF_IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75__ETC___d1557 :
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1558 ;
assign IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1575 =
((IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1318 ==
2'd0 ||
!IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1324) &&
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1334 ==
2'd0 ||
!IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1340)) ?
((IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1349 ==
2'd0 ||
!IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1355) ?
3'd7 :
3'd6) :
((IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1318 ==
2'd0 ||
!IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1324) ?
3'd5 :
3'd4) ;
assign IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1578 =
((IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1230 ==
2'd0 ||
!IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1248) &&
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1255 ==
2'd0 ||
!IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1260)) ?
((IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1271 ==
2'd0 ||
!IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1277) ?
3'd3 :
3'd2) :
((IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1230 ==
2'd0 ||
!IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1248) ?
3'd1 :
3'd0) ;
assign IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1590 =
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1515 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1517) ?
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1520 ?
3'd7 :
3'd6) :
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1515 ?
3'd5 :
3'd4) ;
assign IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1593 =
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1407 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1411) ?
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1429 ?
3'd3 :
3'd2) :
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1407 ?
3'd1 :
3'd0) ;
assign IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1594 =
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1407 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1411 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1429 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1433) ?
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1590 :
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1593 ;
assign IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1598 =
((IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1515 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1318 !=
2'd0) &&
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1517 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1334 !=
2'd0)) ?
((IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1520 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1349 !=
2'd0) ?
3'd7 :
3'd6) :
((IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1515 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1318 !=
2'd0) ?
3'd5 :
3'd4) ;
assign IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1601 =
((IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1407 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1230 !=
2'd0) &&
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1411 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1255 !=
2'd0)) ?
((IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1429 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1271 !=
2'd0) ?
3'd3 :
3'd2) :
((IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1407 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1230 !=
2'd0) ?
3'd1 :
3'd0) ;
assign IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1644 =
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1515 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1517) ?
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1520 ?
IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_ETC___d1638 :
IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_ETC___d1639) :
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1515 ?
IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_ETC___d1641 :
IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_ETC___d1642) ;
assign IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1651 =
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1407 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1411) ?
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1429 ?
IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_ETC___d1645 :
IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_ETC___d1646) :
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1407 ?
IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_ETC___d1648 :
IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_ETC___d1649) ;
assign IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1652 =
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1407 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1411 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1429 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1433) ?
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1644 :
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1651 ;
assign IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1655 =
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1520 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1349 !=
2'd0) ?
IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_ETC___d1638 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1378 !=
2'd0 :
IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_ETC___d1639 ;
assign IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1657 =
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1515 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1318 !=
2'd0) ?
IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_ETC___d1641 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1334 !=
2'd0 :
IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_ETC___d1642 ;
assign IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1658 =
((IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1515 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1318 !=
2'd0) &&
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1517 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1334 !=
2'd0)) ?
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1655 :
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1657 ;
assign IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1660 =
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1429 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1271 !=
2'd0) ?
IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_ETC___d1645 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1299 !=
2'd0 :
IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_ETC___d1646 ;
assign IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1662 =
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1407 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1230 !=
2'd0) ?
IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_ETC___d1648 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1255 !=
2'd0 :
IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_ETC___d1649 ;
assign IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1663 =
((IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1407 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1230 !=
2'd0) &&
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1411 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1255 !=
2'd0)) ?
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1660 :
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1662 ;
assign IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1665 =
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1436 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1586) ?
!SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1484 &&
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1652 :
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1436 ?
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1658 :
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1663) ;
assign IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1670 =
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1665 &&
(CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[1058:1057] != 2'd0 :
m_pipe_enq2Mat_rl[1058:1057] != 2'd0) ;
assign IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_ETC___d1638 =
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d280 ?
m_infoRam_7_bram$DOB[3] :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d301 ;
assign IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_ETC___d1639 =
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d333 ?
m_infoRam_6_bram$DOB[3] :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d354 ;
assign IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_ETC___d1641 =
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d387 ?
m_infoRam_5_bram$DOB[3] :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d408 ;
assign IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_ETC___d1642 =
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d441 ?
m_infoRam_4_bram$DOB[3] :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d462 ;
assign IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_ETC___d1645 =
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d495 ?
m_infoRam_3_bram$DOB[3] :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d516 ;
assign IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_ETC___d1646 =
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d549 ?
m_infoRam_2_bram$DOB[3] :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d570 ;
assign IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_ETC___d1648 =
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d603 ?
m_infoRam_1_bram$DOB[3] :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d624 ;
assign IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_ETC___d1649 =
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d657 ?
m_infoRam_0_bram$DOB[3] :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d678 ;
assign IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_ETC___d1695 =
(CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[3:2] != 2'd0 &&
m_pipe_enq2Mat_lat_0$wget[3:2] != 2'd1 :
m_pipe_enq2Mat_rl[3:2] != 2'd0 &&
m_pipe_enq2Mat_rl[3:2] != 2'd1) ?
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d754 :
SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1694 ;
assign IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pip_ETC___d1680 =
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d240 ?
{ 2'd0,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d247 } :
(IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d255 ?
{ 3'd2,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d262 } :
{ 2'd2,
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d247 }) ;
assign IF_IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pip_ETC___d268 =
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d242 ?
{ 2'd0,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d249 } :
(IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d257 ?
{ 3'd2,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d264 } :
{ 2'd2,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d249 }) ;
assign IF_IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pip_ETC___d749 =
(EN_send ?
m_pipe_enq2Mat_lat_2$wget[3:2] == 2'd1 :
IF_m_pipe_enq2Mat_lat_1_whas__14_THEN_m_pipe_e_ETC___d747) ?
2'd1 :
2'd2 ;
assign IF_IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pip_ETC___d758 =
(EN_send ?
m_pipe_enq2Mat_lat_2$wget[3:2] == 2'd0 :
IF_m_pipe_enq2Mat_lat_1_whas__14_THEN_m_pipe_e_ETC___d739) ?
4'd2 :
{ IF_IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pip_ETC___d749,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d756 } ;
assign IF_IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pip_ETC___d805 =
IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pipe_m_ETC___d785 ?
{ 2'd0,
IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pipe_m_ETC___d790 } :
(IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pipe_m_ETC___d796 ?
{ 3'd2,
IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pipe_m_ETC___d801 } :
{ 2'd2,
IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pipe_m_ETC___d790 }) ;
assign IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1238 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[1056:993] :
m_pipe_enq2Mat_rl[1056:993] ;
assign IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1290 =
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1264 ?
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1282 :
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1289 ;
assign IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1366 =
(NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1292 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1308) ?
(NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1310 ||
NOT_m_infoRam_4_rdReqQ_empty_dummy2_0_read__15_ETC___d1163) &&
_0_OR_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_p_ETC___d1362 :
(NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1219 ||
NOT_m_infoRam_0_rdReqQ_empty_dummy2_0_read__11_ETC___d1123) &&
(_0_OR_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_p_ETC___d1287 ||
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1221 ||
NOT_m_infoRam_1_rdReqQ_empty_dummy2_0_read__12_ETC___d1133) &&
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1290 ;
assign IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1425 =
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1414 ?
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1421 :
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1424 ;
assign IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1463 =
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1437 ?
(NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1310 ||
NOT_m_infoRam_4_rdReqQ_empty_dummy2_0_read__15_ETC___d1163) &&
_0_OR_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_p_ETC___d1459 :
(NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1219 ||
NOT_m_infoRam_0_rdReqQ_empty_dummy2_0_read__11_ETC___d1123) &&
(_0_OR_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_p_ETC___d1422 ||
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1221 ||
NOT_m_infoRam_1_rdReqQ_empty_dummy2_0_read__12_ETC___d1133) &&
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1425 ;
assign IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1486 =
((NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1219 ||
NOT_m_infoRam_0_rdReqQ_empty_dummy2_0_read__11_ETC___d1123) &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1401) ?
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1219 ||
NOT_m_infoRam_0_rdReqQ_empty_dummy2_0_read__11_ETC___d1123 :
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1221 ||
NOT_m_infoRam_1_rdReqQ_empty_dummy2_0_read__12_ETC___d1133 ;
assign IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1491 =
((NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1265 ||
NOT_m_infoRam_2_rdReqQ_empty_dummy2_0_read__13_ETC___d1143) &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1418) ?
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1265 ||
NOT_m_infoRam_2_rdReqQ_empty_dummy2_0_read__13_ETC___d1143 :
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1279 ||
NOT_m_infoRam_3_rdReqQ_empty_dummy2_0_read__14_ETC___d1153 ;
assign IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1493 =
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1489 ?
(NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1265 ||
NOT_m_infoRam_2_rdReqQ_empty_dummy2_0_read__13_ETC___d1143) &&
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1491 :
(NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1219 ||
NOT_m_infoRam_0_rdReqQ_empty_dummy2_0_read__11_ETC___d1123) &&
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1486 ;
assign IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1498 =
((NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1310 ||
NOT_m_infoRam_4_rdReqQ_empty_dummy2_0_read__15_ETC___d1163) &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1441) ?
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1310 ||
NOT_m_infoRam_4_rdReqQ_empty_dummy2_0_read__15_ETC___d1163 :
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1327 ||
NOT_m_infoRam_5_rdReqQ_empty_dummy2_0_read__16_ETC___d1173 ;
assign IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1501 =
((NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1343 ||
NOT_m_infoRam_6_rdReqQ_empty_dummy2_0_read__17_ETC___d1183) &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1454) ?
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1343 ||
NOT_m_infoRam_6_rdReqQ_empty_dummy2_0_read__17_ETC___d1183 :
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1357 ||
NOT_m_infoRam_7_rdReqQ_empty_dummy2_0_read__18_ETC___d1193 ;
assign IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1531 =
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1498 &&
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1441 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1448 ||
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1343 ||
NOT_m_infoRam_6_rdReqQ_empty_dummy2_0_read__17_ETC___d1183) ;
assign IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1534 =
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1486 &&
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1401 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1466 ||
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1265 ||
NOT_m_infoRam_2_rdReqQ_empty_dummy2_0_read__13_ETC___d1143) ;
assign IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1536 =
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1529 ?
(NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1310 ||
NOT_m_infoRam_4_rdReqQ_empty_dummy2_0_read__15_ETC___d1163) &&
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1531 :
(NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1219 ||
NOT_m_infoRam_0_rdReqQ_empty_dummy2_0_read__11_ETC___d1123) &&
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1534 ;
assign IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1549 =
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1290 &&
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1366 &&
(IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1396 ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d255 ||
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1425 &&
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1463 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1543) ;
assign IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 =
m_pipe_bypass$wget[578:573] ==
IF_m_pipe_enq2Mat_dummy2_0_read__66_AND_m_pipe_ETC__q1[11:6] ;
assign IF_m_pipe_enq2Mat_dummy2_0_read__66_AND_m_pipe_ETC__q1 =
(m_pipe_enq2Mat_dummy2_0_read__66_AND_m_pipe_en_ETC___d871 &&
m_pipe_enq2Mat_rl[1058:1057] == 2'd0) ?
m_pipe_enq2Mat_rl[1056:993] :
((m_pipe_enq2Mat_dummy2_0_read__66_AND_m_pipe_en_ETC___d871 &&
m_pipe_enq2Mat_rl[1058:1057] == 2'd1) ?
m_pipe_enq2Mat_rl[1055:992] :
m_pipe_enq2Mat_rl[1056:993]) ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1230 =
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1226 ?
m_infoRam_0_bram$DOB[5:4] :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d671 ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1245 =
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1239 ?
(CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[1055:992] :
m_pipe_enq2Mat_rl[1055:992]) :
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1238 ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1248 =
b__h82759 == addr__h81493[63:12] ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1255 =
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1251 ?
m_infoRam_1_bram$DOB[5:4] :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d617 ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1260 =
b__h84440 == addr__h81493[63:12] ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1271 =
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1267 ?
m_infoRam_2_bram$DOB[5:4] :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d563 ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1277 =
b__h84749 == addr__h81493[63:12] ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1299 =
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1295 ?
m_infoRam_3_bram$DOB[5:4] :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d509 ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1304 =
b__h85047 == addr__h81493[63:12] ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1308 =
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1230 ==
2'd0 ||
!IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1248) &&
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1255 ==
2'd0 ||
!IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1260) &&
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1271 ==
2'd0 ||
!IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1277) &&
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1299 ==
2'd0 ||
!IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1304) ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1318 =
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1314 ?
m_infoRam_4_bram$DOB[5:4] :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d455 ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1324 =
b__h85367 == addr__h81493[63:12] ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1334 =
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1330 ?
m_infoRam_5_bram$DOB[5:4] :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d401 ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1340 =
b__h85665 == addr__h81493[63:12] ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1349 =
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1345 ?
m_infoRam_6_bram$DOB[5:4] :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d347 ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1355 =
b__h85974 == addr__h81493[63:12] ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1378 =
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1374 ?
m_infoRam_7_bram$DOB[5:4] :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d294 ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1384 =
b__h86272 == addr__h81493[63:12] ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1401 =
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1226 ?
!m_infoRam_0_bram$DOB[3] :
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1400 ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1407 =
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1226 ?
m_infoRam_0_bram$DOB[3] :
!m_pipe_enq2Mat_dummy2_1$Q_OUT ||
!m_pipe_enq2Mat_dummy2_2$Q_OUT ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d229 ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d678 ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1411 =
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1251 ?
m_infoRam_1_bram$DOB[3] :
!m_pipe_enq2Mat_dummy2_1$Q_OUT ||
!m_pipe_enq2Mat_dummy2_2$Q_OUT ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d229 ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d624 ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1418 =
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1267 ?
!m_infoRam_2_bram$DOB[3] :
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1417 ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1429 =
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1267 ?
m_infoRam_2_bram$DOB[3] :
!m_pipe_enq2Mat_dummy2_1$Q_OUT ||
!m_pipe_enq2Mat_dummy2_2$Q_OUT ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d229 ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d570 ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1433 =
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1295 ?
m_infoRam_3_bram$DOB[3] :
!m_pipe_enq2Mat_dummy2_1$Q_OUT ||
!m_pipe_enq2Mat_dummy2_2$Q_OUT ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d229 ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d516 ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1436 =
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1407 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1230 !=
2'd0) &&
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1411 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1255 !=
2'd0) &&
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1429 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1271 !=
2'd0) &&
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1433 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1299 !=
2'd0) ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1441 =
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1314 ?
!m_infoRam_4_bram$DOB[3] :
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1440 ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1448 =
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1330 ?
!m_infoRam_5_bram$DOB[3] :
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1447 ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1454 =
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1345 ?
!m_infoRam_6_bram$DOB[3] :
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1453 ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1458 =
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1441 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1318 ==
2'd0 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1448 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1334 ==
2'd0 ||
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1457 ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1466 =
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1251 ?
!m_infoRam_1_bram$DOB[3] :
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1465 ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1471 =
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1295 ?
!m_infoRam_3_bram$DOB[3] :
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1470 ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1474 =
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1401 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1230 ==
2'd0 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1466 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1255 ==
2'd0 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1418 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1271 ==
2'd0 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1471 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1299 ==
2'd0 ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1478 =
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1374 ?
!m_infoRam_7_bram$DOB[3] :
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1477 ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1481 =
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1441 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1318 ==
2'd0 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1448 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1334 ==
2'd0 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1454 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1349 ==
2'd0 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1478 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1378 ==
2'd0 ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1504 =
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1401 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1466 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1418 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1471 ||
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1498 &&
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1441 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1448 ||
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1501) ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1515 =
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1314 ?
m_infoRam_4_bram$DOB[3] :
!m_pipe_enq2Mat_dummy2_1$Q_OUT ||
!m_pipe_enq2Mat_dummy2_2$Q_OUT ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d229 ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d462 ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1517 =
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1330 ?
m_infoRam_5_bram$DOB[3] :
!m_pipe_enq2Mat_dummy2_1$Q_OUT ||
!m_pipe_enq2Mat_dummy2_2$Q_OUT ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d229 ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d408 ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1520 =
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1345 ?
m_infoRam_6_bram$DOB[3] :
!m_pipe_enq2Mat_dummy2_1$Q_OUT ||
!m_pipe_enq2Mat_dummy2_2$Q_OUT ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d229 ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d354 ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1522 =
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1374 ?
m_infoRam_7_bram$DOB[3] :
!m_pipe_enq2Mat_dummy2_1$Q_OUT ||
!m_pipe_enq2Mat_dummy2_2$Q_OUT ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d229 ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d301 ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1525 =
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1407 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1411 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1429 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1433 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1515 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1517 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1520 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1522 ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1543 =
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1474 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1481 ||
(SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1484 ||
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1486 &&
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1493 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1504) &&
CASE_m_randRep_randWay_07_0_NOT_m_pipe_enq2Mat_ETC___d1508) &&
NOT_SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__6_ETC___d1542 ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1565 =
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1474 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1481 ||
(SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1484 ||
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1486 &&
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1493 &&
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1536 &&
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1559) &&
CASE_m_randRep_randWay_07_0_NOT_m_pipe_enq2Mat_ETC___d1508 ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1586 =
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1515 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1318 !=
2'd0) &&
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1517 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1334 !=
2'd0) &&
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1520 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1349 !=
2'd0) &&
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1522 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1378 !=
2'd0) ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1633 =
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1318 ==
2'd0 ||
!IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1324) &&
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1334 ==
2'd0 ||
!IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1340) &&
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1349 ==
2'd0 ||
!IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1355) &&
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1378 ==
2'd0 ||
!IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1384) ;
assign IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1636 =
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1308 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1633 &&
(CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[1058:1057] != 2'd1 :
m_pipe_enq2Mat_rl[1058:1057] != 2'd1) ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d1216 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[1058:1057] != 2'd0 &&
m_pipe_enq2Mat_lat_0$wget[1058:1057] != 2'd1 :
m_pipe_enq2Mat_rl[1058:1057] != 2'd0 &&
m_pipe_enq2Mat_rl[1058:1057] != 2'd1 ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d1555 =
(IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d1216 ||
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1290 &&
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1366) &&
(IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d1216 ||
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1396 ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d255) ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d1610 =
(IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d1216 ||
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1549) &&
(IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d1555 ||
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1425 &&
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1463 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1565) ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d229 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
!m_pipe_enq2Mat_lat_0$wget[1059] :
!m_pipe_enq2Mat_rl[1059] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d280 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
!m_pipe_enq2Mat_lat_0$wget[989] :
!m_pipe_enq2Mat_rl[989] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d333 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
!m_pipe_enq2Mat_lat_0$wget[930] :
!m_pipe_enq2Mat_rl[930] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d387 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
!m_pipe_enq2Mat_lat_0$wget[871] :
!m_pipe_enq2Mat_rl[871] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d441 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
!m_pipe_enq2Mat_lat_0$wget[812] :
!m_pipe_enq2Mat_rl[812] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d495 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
!m_pipe_enq2Mat_lat_0$wget[753] :
!m_pipe_enq2Mat_rl[753] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d549 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
!m_pipe_enq2Mat_lat_0$wget[694] :
!m_pipe_enq2Mat_rl[694] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d603 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
!m_pipe_enq2Mat_lat_0$wget[635] :
!m_pipe_enq2Mat_rl[635] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d657 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
!m_pipe_enq2Mat_lat_0$wget[576] :
!m_pipe_enq2Mat_rl[576] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1404 =
(IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d650 ||
NOT_m_infoRam_0_rdReqQ_empty_dummy2_0_read__11_ETC___d1123) &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1401 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1230 ==
2'd0 ||
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1221 ||
NOT_m_infoRam_1_rdReqQ_empty_dummy2_0_read__12_ETC___d1133 ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1629 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[1058:1057] == 2'd0 ||
m_pipe_enq2Mat_lat_0$wget[1058:1057] == 2'd1 :
m_pipe_enq2Mat_rl[1058:1057] == 2'd0 ||
m_pipe_enq2Mat_rl[1058:1057] == 2'd1 ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d222 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[1059] :
m_pipe_enq2Mat_rl[1059] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d240 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[1058:1057] == 2'd0 :
m_pipe_enq2Mat_rl[1058:1057] == 2'd0 ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d247 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[1056:990] :
m_pipe_enq2Mat_rl[1056:990] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d255 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[1058:1057] == 2'd1 :
m_pipe_enq2Mat_rl[1058:1057] == 2'd1 ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d262 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[1055:990] :
m_pipe_enq2Mat_rl[1055:990] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d273 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[989] :
m_pipe_enq2Mat_rl[989] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d287 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[988:937] :
m_pipe_enq2Mat_rl[988:937] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d294 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[936:935] :
m_pipe_enq2Mat_rl[936:935] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d301 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[934] :
m_pipe_enq2Mat_rl[934] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d315 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[933:931] :
m_pipe_enq2Mat_rl[933:931] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d326 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[930] :
m_pipe_enq2Mat_rl[930] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d340 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[929:878] :
m_pipe_enq2Mat_rl[929:878] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d347 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[877:876] :
m_pipe_enq2Mat_rl[877:876] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d354 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[875] :
m_pipe_enq2Mat_rl[875] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d368 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[874:872] :
m_pipe_enq2Mat_rl[874:872] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d380 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[871] :
m_pipe_enq2Mat_rl[871] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d394 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[870:819] :
m_pipe_enq2Mat_rl[870:819] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d401 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[818:817] :
m_pipe_enq2Mat_rl[818:817] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d408 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[816] :
m_pipe_enq2Mat_rl[816] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d422 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[815:813] :
m_pipe_enq2Mat_rl[815:813] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d434 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[812] :
m_pipe_enq2Mat_rl[812] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d448 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[811:760] :
m_pipe_enq2Mat_rl[811:760] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d455 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[759:758] :
m_pipe_enq2Mat_rl[759:758] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d462 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[757] :
m_pipe_enq2Mat_rl[757] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d476 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[756:754] :
m_pipe_enq2Mat_rl[756:754] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d488 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[753] :
m_pipe_enq2Mat_rl[753] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d502 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[752:701] :
m_pipe_enq2Mat_rl[752:701] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d509 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[700:699] :
m_pipe_enq2Mat_rl[700:699] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d516 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[698] :
m_pipe_enq2Mat_rl[698] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d530 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[697:695] :
m_pipe_enq2Mat_rl[697:695] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d542 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[694] :
m_pipe_enq2Mat_rl[694] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d556 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[693:642] :
m_pipe_enq2Mat_rl[693:642] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d563 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[641:640] :
m_pipe_enq2Mat_rl[641:640] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d570 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[639] :
m_pipe_enq2Mat_rl[639] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d584 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[638:636] :
m_pipe_enq2Mat_rl[638:636] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d596 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[635] :
m_pipe_enq2Mat_rl[635] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d610 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[634:583] :
m_pipe_enq2Mat_rl[634:583] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d617 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[582:581] :
m_pipe_enq2Mat_rl[582:581] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d624 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[580] :
m_pipe_enq2Mat_rl[580] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d638 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[579:577] :
m_pipe_enq2Mat_rl[579:577] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d650 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[576] :
m_pipe_enq2Mat_rl[576] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d664 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[575:524] :
m_pipe_enq2Mat_rl[575:524] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d671 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[523:522] :
m_pipe_enq2Mat_rl[523:522] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d678 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[521] :
m_pipe_enq2Mat_rl[521] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d692 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[520:518] :
m_pipe_enq2Mat_rl[520:518] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d711 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[516] :
m_pipe_enq2Mat_rl[516] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d725 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[515:4] :
m_pipe_enq2Mat_rl[515:4] ;
assign IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d754 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[1:0] :
m_pipe_enq2Mat_rl[1:0] ;
assign IF_m_pipe_enq2Mat_lat_1_whas__14_THEN_m_pipe_e_ETC___d705 =
CAN_FIRE_RL_m_pipe_doTagMatch ||
(CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[517] :
m_pipe_enq2Mat_rl[517]) ;
assign IF_m_pipe_enq2Mat_lat_1_whas__14_THEN_m_pipe_e_ETC___d739 =
!CAN_FIRE_RL_m_pipe_doTagMatch &&
(CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[3:2] == 2'd0 :
m_pipe_enq2Mat_rl[3:2] == 2'd0) ;
assign IF_m_pipe_enq2Mat_lat_1_whas__14_THEN_m_pipe_e_ETC___d747 =
!CAN_FIRE_RL_m_pipe_doTagMatch &&
(CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[3:2] == 2'd1 :
m_pipe_enq2Mat_rl[3:2] == 2'd1) ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d224 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[1059] :
!CAN_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d222 ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d242 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[1058:1057] == 2'd0 :
!CAN_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d240 ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d249 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[1056:990] :
(CAN_FIRE_RL_m_pipe_doTagMatch ?
67'h2AAAAAAAAAAAAAAAA :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d247) ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d257 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[1058:1057] == 2'd1 :
CAN_FIRE_RL_m_pipe_doTagMatch ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d255 ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d264 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[1055:990] :
(CAN_FIRE_RL_m_pipe_doTagMatch ?
66'h2AAAAAAAAAAAAAAAA :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d262) ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d275 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[989] :
CAN_FIRE_RL_m_pipe_doTagMatch ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d273 ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d296 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[936:935] :
(CAN_FIRE_RL_m_pipe_doTagMatch ?
2'b01 :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d294) ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d303 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[934] :
!CAN_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d301 ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d317 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[933:931] :
(CAN_FIRE_RL_m_pipe_doTagMatch ?
3'b101 :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d315) ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d328 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[930] :
!CAN_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d326 ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d349 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[877:876] :
(CAN_FIRE_RL_m_pipe_doTagMatch ?
2'b10 :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d347) ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d356 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[875] :
CAN_FIRE_RL_m_pipe_doTagMatch ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d354 ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d370 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[874:872] :
(CAN_FIRE_RL_m_pipe_doTagMatch ?
3'b010 :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d368) ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d382 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[871] :
CAN_FIRE_RL_m_pipe_doTagMatch ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d380 ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d403 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[818:817] :
(CAN_FIRE_RL_m_pipe_doTagMatch ?
2'b01 :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d401) ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d410 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[816] :
!CAN_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d408 ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d424 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[815:813] :
(CAN_FIRE_RL_m_pipe_doTagMatch ?
3'b101 :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d422) ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d436 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[812] :
!CAN_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d434 ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d457 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[759:758] :
(CAN_FIRE_RL_m_pipe_doTagMatch ?
2'b10 :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d455) ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d464 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[757] :
CAN_FIRE_RL_m_pipe_doTagMatch ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d462 ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d478 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[756:754] :
(CAN_FIRE_RL_m_pipe_doTagMatch ?
3'b010 :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d476) ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d490 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[753] :
CAN_FIRE_RL_m_pipe_doTagMatch ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d488 ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d511 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[700:699] :
(CAN_FIRE_RL_m_pipe_doTagMatch ?
2'b01 :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d509) ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d518 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[698] :
!CAN_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d516 ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d532 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[697:695] :
(CAN_FIRE_RL_m_pipe_doTagMatch ?
3'b101 :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d530) ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d544 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[694] :
!CAN_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d542 ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d565 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[641:640] :
(CAN_FIRE_RL_m_pipe_doTagMatch ?
2'b10 :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d563) ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d572 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[639] :
CAN_FIRE_RL_m_pipe_doTagMatch ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d570 ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d586 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[638:636] :
(CAN_FIRE_RL_m_pipe_doTagMatch ?
3'b010 :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d584) ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d598 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[635] :
CAN_FIRE_RL_m_pipe_doTagMatch ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d596 ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d619 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[582:581] :
(CAN_FIRE_RL_m_pipe_doTagMatch ?
2'b01 :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d617) ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d626 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[580] :
!CAN_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d624 ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d640 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[579:577] :
(CAN_FIRE_RL_m_pipe_doTagMatch ?
3'b101 :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d638) ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d652 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[576] :
!CAN_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d650 ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d673 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[523:522] :
(CAN_FIRE_RL_m_pipe_doTagMatch ?
2'b10 :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d671) ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d680 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[521] :
CAN_FIRE_RL_m_pipe_doTagMatch ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d678 ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d694 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[520:518] :
(CAN_FIRE_RL_m_pipe_doTagMatch ?
3'b010 :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d692) ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d713 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[516] :
!CAN_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d711 ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d727 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[515:4] :
(CAN_FIRE_RL_m_pipe_doTagMatch ?
512'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d725) ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d756 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[1:0] :
(CAN_FIRE_RL_m_pipe_doTagMatch ?
2'b10 :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d754) ;
assign IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d759 =
{ EN_send ?
m_pipe_enq2Mat_lat_2$wget[517] :
IF_m_pipe_enq2Mat_lat_1_whas__14_THEN_m_pipe_e_ETC___d705,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d713,
IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pipe_e_ETC___d727,
IF_IF_m_pipe_enq2Mat_lat_2_whas__11_THEN_m_pip_ETC___d758 } ;
assign IF_m_pipe_mat2Out_dummy2_0_read__999_AND_m_pip_ETC___d2026 =
(m_pipe_mat2Out_dummy2_0$Q_OUT &&
m_pipe_mat2Out_dummy2_1$Q_OUT &&
m_pipe_mat2Out_rl[644] &&
m_pipe_mat2Out_rl[643:642] == 2'd0) ?
{ 2'd0, m_pipe_mat2Out_rl[577:575] } :
((m_pipe_mat2Out_dummy2_0$Q_OUT &&
m_pipe_mat2Out_dummy2_1$Q_OUT &&
m_pipe_mat2Out_rl[644] &&
m_pipe_mat2Out_rl[643:642] == 2'd1) ?
{ 3'd2, m_pipe_mat2Out_rl[576:575] } :
5'd18) ;
assign IF_m_pipe_mat2Out_dummy2_0_read__999_AND_m_pip_ETC___d2039 =
(m_pipe_mat2Out_dummy2_0$Q_OUT &&
m_pipe_mat2Out_dummy2_1$Q_OUT &&
m_pipe_mat2Out_rl[644] &&
!m_pipe_mat2Out_rl[512]) ?
m_dataRam_bram$DOB :
m_pipe_mat2Out_rl[511:0] ;
assign IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pipe_m_ETC___d772 =
CAN_FIRE_RL_m_pipe_doTagMatch ?
m_pipe_mat2Out_lat_1$wget[644] :
(EN_deqWrite ?
m_pipe_mat2Out_lat_0$wget[644] :
m_pipe_mat2Out_rl[644]) ;
assign IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pipe_m_ETC___d785 =
CAN_FIRE_RL_m_pipe_doTagMatch ?
m_pipe_mat2Out_lat_1$wget[643:642] == 2'd0 :
(EN_deqWrite ?
m_pipe_mat2Out_lat_0$wget[643:642] == 2'd0 :
m_pipe_mat2Out_rl[643:642] == 2'd0) ;
assign IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pipe_m_ETC___d790 =
CAN_FIRE_RL_m_pipe_doTagMatch ?
m_pipe_mat2Out_lat_1$wget[641:575] :
(EN_deqWrite ?
m_pipe_mat2Out_lat_0$wget[641:575] :
m_pipe_mat2Out_rl[641:575]) ;
assign IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pipe_m_ETC___d796 =
CAN_FIRE_RL_m_pipe_doTagMatch ?
m_pipe_mat2Out_lat_1$wget[643:642] == 2'd1 :
(EN_deqWrite ?
m_pipe_mat2Out_lat_0$wget[643:642] == 2'd1 :
m_pipe_mat2Out_rl[643:642] == 2'd1) ;
assign IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pipe_m_ETC___d801 =
CAN_FIRE_RL_m_pipe_doTagMatch ?
m_pipe_mat2Out_lat_1$wget[640:575] :
(EN_deqWrite ?
m_pipe_mat2Out_lat_0$wget[640:575] :
m_pipe_mat2Out_rl[640:575]) ;
assign IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pipe_m_ETC___d815 =
CAN_FIRE_RL_m_pipe_doTagMatch ?
m_pipe_mat2Out_lat_1$wget[571] :
(EN_deqWrite ?
m_pipe_mat2Out_lat_0$wget[571] :
m_pipe_mat2Out_rl[571]) ;
assign IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pipe_m_ETC___d825 =
CAN_FIRE_RL_m_pipe_doTagMatch ?
m_pipe_mat2Out_lat_1$wget[518:517] :
(EN_deqWrite ?
m_pipe_mat2Out_lat_0$wget[518:517] :
m_pipe_mat2Out_rl[518:517]) ;
assign IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pipe_m_ETC___d830 =
CAN_FIRE_RL_m_pipe_doTagMatch ?
m_pipe_mat2Out_lat_1$wget[516] :
(EN_deqWrite ?
m_pipe_mat2Out_lat_0$wget[516] :
m_pipe_mat2Out_rl[516]) ;
assign IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pipe_m_ETC___d840 =
CAN_FIRE_RL_m_pipe_doTagMatch ?
m_pipe_mat2Out_lat_1$wget[515:513] :
(EN_deqWrite ?
m_pipe_mat2Out_lat_0$wget[515:513] :
m_pipe_mat2Out_rl[515:513]) ;
assign IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pipe_m_ETC___d848 =
CAN_FIRE_RL_m_pipe_doTagMatch ?
m_pipe_mat2Out_lat_1$wget[512] :
(EN_deqWrite ?
m_pipe_mat2Out_lat_0$wget[512] :
m_pipe_mat2Out_rl[512]) ;
assign IF_m_pipe_mat2Out_lat_1_whas__63_THEN_m_pipe_m_ETC___d858 =
CAN_FIRE_RL_m_pipe_doTagMatch ?
m_pipe_mat2Out_lat_1$wget[511:0] :
(EN_deqWrite ?
m_pipe_mat2Out_lat_0$wget[511:0] :
m_pipe_mat2Out_rl[511:0]) ;
assign NOT_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m__ETC___d1361 =
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1318 !=
2'd0 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1324 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1334 !=
2'd0 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1340 ||
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1360 ;
assign NOT_SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__6_ETC___d1542 =
!SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1484 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1525 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1474 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1481 ||
(SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1484 ||
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1486 &&
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1493 &&
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1536) &&
CASE_m_randRep_randWay_07_0_NOT_m_pipe_enq2Mat_ETC___d1508 ;
assign NOT_m_dataRam_rdReqQ_empty_dummy2_0_read__042__ETC___d2051 =
!m_dataRam_rdReqQ_empty_dummy2_0$Q_OUT ||
!m_dataRam_rdReqQ_empty_dummy2_1$Q_OUT ||
!m_dataRam_rdReqQ_empty_dummy2_2$Q_OUT ||
!m_dataRam_rdReqQ_empty_rl ;
assign NOT_m_infoRam_0_rdReqQ_empty_dummy2_0_read__11_ETC___d1123 =
!m_infoRam_0_rdReqQ_empty_dummy2_0$Q_OUT ||
!m_infoRam_0_rdReqQ_empty_dummy2_1$Q_OUT ||
!m_infoRam_0_rdReqQ_empty_dummy2_2$Q_OUT ||
!m_infoRam_0_rdReqQ_empty_rl ;
assign NOT_m_infoRam_1_rdReqQ_empty_dummy2_0_read__12_ETC___d1133 =
!m_infoRam_1_rdReqQ_empty_dummy2_0$Q_OUT ||
!m_infoRam_1_rdReqQ_empty_dummy2_1$Q_OUT ||
!m_infoRam_1_rdReqQ_empty_dummy2_2$Q_OUT ||
!m_infoRam_1_rdReqQ_empty_rl ;
assign NOT_m_infoRam_1_rdReqQ_empty_dummy2_0_read__12_ETC___d1619 =
NOT_m_infoRam_1_rdReqQ_empty_dummy2_0_read__12_ETC___d1133 &&
NOT_m_infoRam_2_rdReqQ_empty_dummy2_0_read__13_ETC___d1143 &&
NOT_m_infoRam_3_rdReqQ_empty_dummy2_0_read__14_ETC___d1153 &&
NOT_m_infoRam_4_rdReqQ_empty_dummy2_0_read__15_ETC___d1163 &&
NOT_m_infoRam_5_rdReqQ_empty_dummy2_0_read__16_ETC___d1173 &&
NOT_m_infoRam_6_rdReqQ_empty_dummy2_0_read__17_ETC___d1183 &&
NOT_m_infoRam_7_rdReqQ_empty_dummy2_0_read__18_ETC___d1613 ;
assign NOT_m_infoRam_1_rdReqQ_full_dummy2_1_read__917_ETC___d1998 =
(!m_infoRam_1_rdReqQ_full_dummy2_1$Q_OUT ||
!m_infoRam_1_rdReqQ_full_dummy2_2$Q_OUT ||
CAN_FIRE_RL_m_pipe_doTagMatch ||
!m_infoRam_1_rdReqQ_full_rl) &&
(!m_infoRam_2_rdReqQ_full_dummy2_1$Q_OUT ||
!m_infoRam_2_rdReqQ_full_dummy2_2$Q_OUT ||
CAN_FIRE_RL_m_pipe_doTagMatch ||
!m_infoRam_2_rdReqQ_full_rl) &&
(!m_infoRam_3_rdReqQ_full_dummy2_1$Q_OUT ||
!m_infoRam_3_rdReqQ_full_dummy2_2$Q_OUT ||
CAN_FIRE_RL_m_pipe_doTagMatch ||
!m_infoRam_3_rdReqQ_full_rl) &&
NOT_m_infoRam_4_rdReqQ_full_dummy2_1_read__944_ETC___d1995 ;
assign NOT_m_infoRam_2_rdReqQ_empty_dummy2_0_read__13_ETC___d1143 =
!m_infoRam_2_rdReqQ_empty_dummy2_0$Q_OUT ||
!m_infoRam_2_rdReqQ_empty_dummy2_1$Q_OUT ||
!m_infoRam_2_rdReqQ_empty_dummy2_2$Q_OUT ||
!m_infoRam_2_rdReqQ_empty_rl ;
assign NOT_m_infoRam_3_rdReqQ_empty_dummy2_0_read__14_ETC___d1153 =
!m_infoRam_3_rdReqQ_empty_dummy2_0$Q_OUT ||
!m_infoRam_3_rdReqQ_empty_dummy2_1$Q_OUT ||
!m_infoRam_3_rdReqQ_empty_dummy2_2$Q_OUT ||
!m_infoRam_3_rdReqQ_empty_rl ;
assign NOT_m_infoRam_4_rdReqQ_empty_dummy2_0_read__15_ETC___d1163 =
!m_infoRam_4_rdReqQ_empty_dummy2_0$Q_OUT ||
!m_infoRam_4_rdReqQ_empty_dummy2_1$Q_OUT ||
!m_infoRam_4_rdReqQ_empty_dummy2_2$Q_OUT ||
!m_infoRam_4_rdReqQ_empty_rl ;
assign NOT_m_infoRam_4_rdReqQ_full_dummy2_1_read__944_ETC___d1995 =
(!m_infoRam_4_rdReqQ_full_dummy2_1$Q_OUT ||
!m_infoRam_4_rdReqQ_full_dummy2_2$Q_OUT ||
CAN_FIRE_RL_m_pipe_doTagMatch ||
!m_infoRam_4_rdReqQ_full_rl) &&
(!m_infoRam_5_rdReqQ_full_dummy2_1$Q_OUT ||
!m_infoRam_5_rdReqQ_full_dummy2_2$Q_OUT ||
CAN_FIRE_RL_m_pipe_doTagMatch ||
!m_infoRam_5_rdReqQ_full_rl) &&
(!m_infoRam_6_rdReqQ_full_dummy2_1$Q_OUT ||
!m_infoRam_6_rdReqQ_full_dummy2_2$Q_OUT ||
CAN_FIRE_RL_m_pipe_doTagMatch ||
!m_infoRam_6_rdReqQ_full_rl) &&
NOT_m_infoRam_7_rdReqQ_full_dummy2_1_read__971_ETC___d1992 ;
assign NOT_m_infoRam_5_rdReqQ_empty_dummy2_0_read__16_ETC___d1173 =
!m_infoRam_5_rdReqQ_empty_dummy2_0$Q_OUT ||
!m_infoRam_5_rdReqQ_empty_dummy2_1$Q_OUT ||
!m_infoRam_5_rdReqQ_empty_dummy2_2$Q_OUT ||
!m_infoRam_5_rdReqQ_empty_rl ;
assign NOT_m_infoRam_6_rdReqQ_empty_dummy2_0_read__17_ETC___d1183 =
!m_infoRam_6_rdReqQ_empty_dummy2_0$Q_OUT ||
!m_infoRam_6_rdReqQ_empty_dummy2_1$Q_OUT ||
!m_infoRam_6_rdReqQ_empty_dummy2_2$Q_OUT ||
!m_infoRam_6_rdReqQ_empty_rl ;
assign NOT_m_infoRam_7_rdReqQ_empty_dummy2_0_read__18_ETC___d1193 =
!m_infoRam_7_rdReqQ_empty_dummy2_0$Q_OUT ||
!m_infoRam_7_rdReqQ_empty_dummy2_1$Q_OUT ||
!m_infoRam_7_rdReqQ_empty_dummy2_2$Q_OUT ||
!m_infoRam_7_rdReqQ_empty_rl ;
assign NOT_m_infoRam_7_rdReqQ_empty_dummy2_0_read__18_ETC___d1613 =
NOT_m_infoRam_7_rdReqQ_empty_dummy2_0_read__18_ETC___d1193 &&
(!m_repRam_rdReqQ_empty_dummy2_0$Q_OUT ||
!m_repRam_rdReqQ_empty_dummy2_1$Q_OUT ||
!m_repRam_rdReqQ_empty_dummy2_2$Q_OUT ||
!m_repRam_rdReqQ_empty_rl) &&
(!m_dataRam_rdReqQ_full_dummy2_1$Q_OUT ||
!m_dataRam_rdReqQ_full_dummy2_2$Q_OUT ||
m_dataRam_rdReqQ_deqP_lat_0$whas ||
!m_dataRam_rdReqQ_full_rl) &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d1610 ;
assign NOT_m_infoRam_7_rdReqQ_full_dummy2_1_read__971_ETC___d1992 =
(!m_infoRam_7_rdReqQ_full_dummy2_1$Q_OUT ||
!m_infoRam_7_rdReqQ_full_dummy2_2$Q_OUT ||
CAN_FIRE_RL_m_pipe_doTagMatch ||
!m_infoRam_7_rdReqQ_full_rl) &&
(!m_repRam_rdReqQ_full_dummy2_1$Q_OUT ||
!m_repRam_rdReqQ_full_dummy2_2$Q_OUT ||
CAN_FIRE_RL_m_pipe_doTagMatch ||
!m_repRam_rdReqQ_full_rl) &&
(!m_pipe_enq2Mat_dummy2_2$Q_OUT ||
CAN_FIRE_RL_m_pipe_doTagMatch ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d229) &&
m_initDone ;
assign NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1219 =
!m_pipe_enq2Mat_dummy2_1$Q_OUT ||
!m_pipe_enq2Mat_dummy2_2$Q_OUT ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d229 ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d650 ;
assign NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1221 =
!m_pipe_enq2Mat_dummy2_1$Q_OUT ||
!m_pipe_enq2Mat_dummy2_2$Q_OUT ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d229 ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d596 ;
assign NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1264 =
(NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1219 ||
NOT_m_infoRam_0_rdReqQ_empty_dummy2_0_read__11_ETC___d1123) &&
(NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1221 ||
NOT_m_infoRam_1_rdReqQ_empty_dummy2_0_read__12_ETC___d1133) &&
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1230 ==
2'd0 ||
!IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1248) &&
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1255 ==
2'd0 ||
!IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1260) ;
assign NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1265 =
!m_pipe_enq2Mat_dummy2_1$Q_OUT ||
!m_pipe_enq2Mat_dummy2_2$Q_OUT ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d229 ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d542 ;
assign NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1279 =
!m_pipe_enq2Mat_dummy2_1$Q_OUT ||
!m_pipe_enq2Mat_dummy2_2$Q_OUT ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d229 ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d488 ;
assign NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1282 =
(NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1265 ||
NOT_m_infoRam_2_rdReqQ_empty_dummy2_0_read__13_ETC___d1143) &&
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1271 !=
2'd0 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1277 ||
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1279 ||
NOT_m_infoRam_3_rdReqQ_empty_dummy2_0_read__14_ETC___d1153) ;
assign NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1289 =
(NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1219 ||
NOT_m_infoRam_0_rdReqQ_empty_dummy2_0_read__11_ETC___d1123) &&
(_0_OR_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_p_ETC___d1287 ||
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1221 ||
NOT_m_infoRam_1_rdReqQ_empty_dummy2_0_read__12_ETC___d1133) ;
assign NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1292 =
(NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1219 ||
NOT_m_infoRam_0_rdReqQ_empty_dummy2_0_read__11_ETC___d1123) &&
(NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1221 ||
NOT_m_infoRam_1_rdReqQ_empty_dummy2_0_read__12_ETC___d1133) &&
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1290 ;
assign NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1310 =
!m_pipe_enq2Mat_dummy2_1$Q_OUT ||
!m_pipe_enq2Mat_dummy2_2$Q_OUT ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d229 ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d434 ;
assign NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1327 =
!m_pipe_enq2Mat_dummy2_1$Q_OUT ||
!m_pipe_enq2Mat_dummy2_2$Q_OUT ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d229 ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d380 ;
assign NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1343 =
!m_pipe_enq2Mat_dummy2_1$Q_OUT ||
!m_pipe_enq2Mat_dummy2_2$Q_OUT ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d229 ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d326 ;
assign NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1357 =
!m_pipe_enq2Mat_dummy2_1$Q_OUT ||
!m_pipe_enq2Mat_dummy2_2$Q_OUT ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d229 ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d273 ;
assign NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1360 =
(NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1343 ||
NOT_m_infoRam_6_rdReqQ_empty_dummy2_0_read__17_ETC___d1183) &&
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1349 !=
2'd0 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1355 ||
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1357 ||
NOT_m_infoRam_7_rdReqQ_empty_dummy2_0_read__18_ETC___d1193) ;
assign NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1414 =
(NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1219 ||
NOT_m_infoRam_0_rdReqQ_empty_dummy2_0_read__11_ETC___d1123) &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1404 &&
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1407 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1230 !=
2'd0) &&
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1411 ||
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1255 !=
2'd0) ;
assign NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1421 =
(NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1265 ||
NOT_m_infoRam_2_rdReqQ_empty_dummy2_0_read__13_ETC___d1143) &&
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1418 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1271 ==
2'd0 ||
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1279 ||
NOT_m_infoRam_3_rdReqQ_empty_dummy2_0_read__14_ETC___d1153) ;
assign NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1424 =
(NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1219 ||
NOT_m_infoRam_0_rdReqQ_empty_dummy2_0_read__11_ETC___d1123) &&
(_0_OR_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_p_ETC___d1422 ||
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1221 ||
NOT_m_infoRam_1_rdReqQ_empty_dummy2_0_read__12_ETC___d1133) ;
assign NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1437 =
(NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1219 ||
NOT_m_infoRam_0_rdReqQ_empty_dummy2_0_read__11_ETC___d1123) &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1404 &&
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1425 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1436 ;
assign NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1457 =
(NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1343 ||
NOT_m_infoRam_6_rdReqQ_empty_dummy2_0_read__17_ETC___d1183) &&
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1454 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1349 ==
2'd0 ||
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1357 ||
NOT_m_infoRam_7_rdReqQ_empty_dummy2_0_read__18_ETC___d1193) ;
assign NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1489 =
(NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1219 ||
NOT_m_infoRam_0_rdReqQ_empty_dummy2_0_read__11_ETC___d1123) &&
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1486 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1407 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1411 ;
assign NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1529 =
(NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1219 ||
NOT_m_infoRam_0_rdReqQ_empty_dummy2_0_read__11_ETC___d1123) &&
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1486 &&
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1493 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1407 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1411 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1429 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1433 ;
assign NOT_m_pipe_mat2Out_dummy2_1_read__621_622_OR_I_ETC___d1623 =
!m_pipe_mat2Out_dummy2_1$Q_OUT ||
(EN_deqWrite ?
!m_pipe_mat2Out_lat_0$wget[644] :
!m_pipe_mat2Out_rl[644]) ;
assign SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1745 =
{ y_avValue_info_tag__h96135,
IF_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_ETC___d1695,
!SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1696,
SEL_ARR_IF_IF_m_pipe_enq2Mat_lat_0_whas__17_TH_ETC___d1723,
m_pipe_bypass_whas__65_AND_m_pipe_bypass_wget__ETC___d1730 ||
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d711,
m_pipe_bypass_whas__65_AND_m_pipe_bypass_wget__ETC___d1730 ?
m_pipe_bypass$wget[511:0] :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d725 } ;
assign _0_OR_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_p_ETC___d1287 =
(IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d650 ||
NOT_m_infoRam_0_rdReqQ_empty_dummy2_0_read__11_ETC___d1123) &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1230 !=
2'd0 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1248 ;
assign _0_OR_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_p_ETC___d1362 =
((IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d434 ||
NOT_m_infoRam_4_rdReqQ_empty_dummy2_0_read__15_ETC___d1163) &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1318 !=
2'd0 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1324 ||
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1327 ||
NOT_m_infoRam_5_rdReqQ_empty_dummy2_0_read__16_ETC___d1173) &&
NOT_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m__ETC___d1361 ;
assign _0_OR_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_p_ETC___d1422 =
(IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d650 ||
NOT_m_infoRam_0_rdReqQ_empty_dummy2_0_read__11_ETC___d1123) &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1401 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1230 ==
2'd0 ;
assign _0_OR_IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_p_ETC___d1459 =
((IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d434 ||
NOT_m_infoRam_4_rdReqQ_empty_dummy2_0_read__15_ETC___d1163) &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1441 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1318 ==
2'd0 ||
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1327 ||
NOT_m_infoRam_5_rdReqQ_empty_dummy2_0_read__16_ETC___d1173) &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1458 ;
assign addr__h134631 =
(m_pipe_mat2Out_dummy2_0$Q_OUT &&
m_pipe_mat2Out_dummy2_1$Q_OUT &&
m_pipe_mat2Out_rl[644] &&
m_pipe_mat2Out_rl[643:642] == 2'd0) ?
m_pipe_mat2Out_rl[641:578] :
((m_pipe_mat2Out_dummy2_0$Q_OUT &&
m_pipe_mat2Out_dummy2_1$Q_OUT &&
m_pipe_mat2Out_rl[644] &&
m_pipe_mat2Out_rl[643:642] == 2'd1) ?
m_pipe_mat2Out_rl[640:577] :
m_pipe_mat2Out_rl[641:578]) ;
assign addr__h81493 =
(m_pipe_enq2Mat_dummy2_1$Q_OUT &&
m_pipe_enq2Mat_dummy2_2$Q_OUT &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d222 &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d240) ?
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1238 :
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1245 ;
assign b__h82759 =
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1226 ?
m_infoRam_0_bram$DOB[57:6] :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d664 ;
assign b__h84440 =
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1251 ?
m_infoRam_1_bram$DOB[57:6] :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d610 ;
assign b__h84749 =
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1267 ?
m_infoRam_2_bram$DOB[57:6] :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d556 ;
assign b__h85047 =
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1295 ?
m_infoRam_3_bram$DOB[57:6] :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d502 ;
assign b__h85367 =
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1314 ?
m_infoRam_4_bram$DOB[57:6] :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d448 ;
assign b__h85665 =
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1330 ?
m_infoRam_5_bram$DOB[57:6] :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d394 ;
assign b__h85974 =
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1345 ?
m_infoRam_6_bram$DOB[57:6] :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d340 ;
assign b__h86272 =
m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1374 ?
m_infoRam_7_bram$DOB[57:6] :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d287 ;
assign m_pipe_bypass_wget__86_BITS_572_TO_570_03_EQ_I_ETC___d1728 =
m_pipe_bypass$wget[572:570] == way__h92005 &&
(CAN_FIRE_RL_m_pipe_doMatch_bypass ?
!m_pipe_enq2Mat_lat_0$wget[516] :
!m_pipe_enq2Mat_rl[516]) ;
assign m_pipe_bypass_whas__65_AND_m_pipe_bypass_wget__ETC___d1730 =
EN_deqWrite &&
m_pipe_bypass$wget[578:573] == addr__h81493[11:6] &&
m_pipe_bypass_wget__86_BITS_572_TO_570_03_EQ_I_ETC___d1728 ;
assign m_pipe_enq2Mat_dummy2_0_read__66_AND_m_pipe_en_ETC___d871 =
m_pipe_enq2Mat_dummy2_0$Q_OUT && m_pipe_enq2Mat_dummy2_1$Q_OUT &&
m_pipe_enq2Mat_dummy2_2$Q_OUT &&
m_pipe_enq2Mat_rl[1059] ;
assign m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1226 =
m_pipe_enq2Mat_dummy2_1$Q_OUT && m_pipe_enq2Mat_dummy2_2$Q_OUT &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d222 &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d657 ;
assign m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1239 =
m_pipe_enq2Mat_dummy2_1$Q_OUT && m_pipe_enq2Mat_dummy2_2$Q_OUT &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d222 &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d255 ;
assign m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1251 =
m_pipe_enq2Mat_dummy2_1$Q_OUT && m_pipe_enq2Mat_dummy2_2$Q_OUT &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d222 &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d603 ;
assign m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1267 =
m_pipe_enq2Mat_dummy2_1$Q_OUT && m_pipe_enq2Mat_dummy2_2$Q_OUT &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d222 &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d549 ;
assign m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1295 =
m_pipe_enq2Mat_dummy2_1$Q_OUT && m_pipe_enq2Mat_dummy2_2$Q_OUT &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d222 &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d495 ;
assign m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1314 =
m_pipe_enq2Mat_dummy2_1$Q_OUT && m_pipe_enq2Mat_dummy2_2$Q_OUT &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d222 &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d441 ;
assign m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1330 =
m_pipe_enq2Mat_dummy2_1$Q_OUT && m_pipe_enq2Mat_dummy2_2$Q_OUT &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d222 &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d387 ;
assign m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1345 =
m_pipe_enq2Mat_dummy2_1$Q_OUT && m_pipe_enq2Mat_dummy2_2$Q_OUT &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d222 &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d333 ;
assign m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1374 =
m_pipe_enq2Mat_dummy2_1$Q_OUT && m_pipe_enq2Mat_dummy2_2$Q_OUT &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d222 &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d280 ;
assign m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1400 =
m_pipe_enq2Mat_dummy2_1$Q_OUT && m_pipe_enq2Mat_dummy2_2$Q_OUT &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d222 &&
(CAN_FIRE_RL_m_pipe_doMatch_bypass ?
!m_pipe_enq2Mat_lat_0$wget[521] :
!m_pipe_enq2Mat_rl[521]) ;
assign m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1417 =
m_pipe_enq2Mat_dummy2_1$Q_OUT && m_pipe_enq2Mat_dummy2_2$Q_OUT &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d222 &&
(CAN_FIRE_RL_m_pipe_doMatch_bypass ?
!m_pipe_enq2Mat_lat_0$wget[639] :
!m_pipe_enq2Mat_rl[639]) ;
assign m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1440 =
m_pipe_enq2Mat_dummy2_1$Q_OUT && m_pipe_enq2Mat_dummy2_2$Q_OUT &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d222 &&
(CAN_FIRE_RL_m_pipe_doMatch_bypass ?
!m_pipe_enq2Mat_lat_0$wget[757] :
!m_pipe_enq2Mat_rl[757]) ;
assign m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1447 =
m_pipe_enq2Mat_dummy2_1$Q_OUT && m_pipe_enq2Mat_dummy2_2$Q_OUT &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d222 &&
(CAN_FIRE_RL_m_pipe_doMatch_bypass ?
!m_pipe_enq2Mat_lat_0$wget[816] :
!m_pipe_enq2Mat_rl[816]) ;
assign m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1453 =
m_pipe_enq2Mat_dummy2_1$Q_OUT && m_pipe_enq2Mat_dummy2_2$Q_OUT &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d222 &&
(CAN_FIRE_RL_m_pipe_doMatch_bypass ?
!m_pipe_enq2Mat_lat_0$wget[875] :
!m_pipe_enq2Mat_rl[875]) ;
assign m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1465 =
m_pipe_enq2Mat_dummy2_1$Q_OUT && m_pipe_enq2Mat_dummy2_2$Q_OUT &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d222 &&
(CAN_FIRE_RL_m_pipe_doMatch_bypass ?
!m_pipe_enq2Mat_lat_0$wget[580] :
!m_pipe_enq2Mat_rl[580]) ;
assign m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1470 =
m_pipe_enq2Mat_dummy2_1$Q_OUT && m_pipe_enq2Mat_dummy2_2$Q_OUT &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d222 &&
(CAN_FIRE_RL_m_pipe_doMatch_bypass ?
!m_pipe_enq2Mat_lat_0$wget[698] :
!m_pipe_enq2Mat_rl[698]) ;
assign m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_en_ETC___d1477 =
m_pipe_enq2Mat_dummy2_1$Q_OUT && m_pipe_enq2Mat_dummy2_2$Q_OUT &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d222 &&
(CAN_FIRE_RL_m_pipe_doMatch_bypass ?
!m_pipe_enq2Mat_lat_0$wget[934] :
!m_pipe_enq2Mat_rl[934]) ;
assign m_pipe_mat2Out_dummy2_0_read__999_AND_m_pipe_m_ETC___d2041 =
m_pipe_mat2Out_dummy2_0$Q_OUT && m_pipe_mat2Out_dummy2_1$Q_OUT &&
m_pipe_mat2Out_rl[644] &&
m_initDone ;
assign value__h91844 =
CAN_FIRE_RL_m_pipe_doMatch_bypass ?
m_pipe_enq2Mat_lat_0$wget[992:990] :
m_pipe_enq2Mat_rl[992:990] ;
assign way__h92005 =
(m_pipe_enq2Mat_dummy2_1$Q_OUT &&
m_pipe_enq2Mat_dummy2_2$Q_OUT &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d222 &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d1216) ?
value__h91844 :
IF_IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND__ETC___d1606 ;
assign x__h55047 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[988:937] :
(CAN_FIRE_RL_m_pipe_doTagMatch ?
52'h5555555555555 :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d287) ;
assign x__h55512 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[929:878] :
(CAN_FIRE_RL_m_pipe_doTagMatch ?
52'hAAAAAAAAAAAAA :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d340) ;
assign x__h55965 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[870:819] :
(CAN_FIRE_RL_m_pipe_doTagMatch ?
52'h5555555555555 :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d394) ;
assign x__h56418 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[811:760] :
(CAN_FIRE_RL_m_pipe_doTagMatch ?
52'hAAAAAAAAAAAAA :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d448) ;
assign x__h56871 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[752:701] :
(CAN_FIRE_RL_m_pipe_doTagMatch ?
52'h5555555555555 :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d502) ;
assign x__h57324 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[693:642] :
(CAN_FIRE_RL_m_pipe_doTagMatch ?
52'hAAAAAAAAAAAAA :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d556) ;
assign x__h57777 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[634:583] :
(CAN_FIRE_RL_m_pipe_doTagMatch ?
52'h5555555555555 :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d610) ;
assign x__h58230 =
EN_send ?
m_pipe_enq2Mat_lat_2$wget[575:524] :
(CAN_FIRE_RL_m_pipe_doTagMatch ?
52'hAAAAAAAAAAAAA :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d664) ;
assign x__h62483 =
CAN_FIRE_RL_m_pipe_doTagMatch ?
m_pipe_mat2Out_lat_1$wget[574:572] :
(EN_deqWrite ?
m_pipe_mat2Out_lat_0$wget[574:572] :
m_pipe_mat2Out_rl[574:572]) ;
assign x__h62508 =
CAN_FIRE_RL_m_pipe_doTagMatch ?
m_pipe_mat2Out_lat_1$wget[570:519] :
(EN_deqWrite ?
m_pipe_mat2Out_lat_0$wget[570:519] :
m_pipe_mat2Out_rl[570:519]) ;
assign x__h66264 =
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
((m_pipe_bypass$wget[572:570] == 3'd7) ?
m_pipe_bypass$wget[569:518] :
m_pipe_enq2Mat_rl[988:937]) :
m_pipe_enq2Mat_rl[988:937] ;
assign x__h66701 =
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
((m_pipe_bypass$wget[572:570] == 3'd6) ?
m_pipe_bypass$wget[569:518] :
m_pipe_enq2Mat_rl[929:878]) :
m_pipe_enq2Mat_rl[929:878] ;
assign x__h67041 =
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
((m_pipe_bypass$wget[572:570] == 3'd5) ?
m_pipe_bypass$wget[569:518] :
m_pipe_enq2Mat_rl[870:819]) :
m_pipe_enq2Mat_rl[870:819] ;
assign x__h67381 =
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
((m_pipe_bypass$wget[572:570] == 3'd4) ?
m_pipe_bypass$wget[569:518] :
m_pipe_enq2Mat_rl[811:760]) :
m_pipe_enq2Mat_rl[811:760] ;
assign x__h67721 =
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
((m_pipe_bypass$wget[572:570] == 3'd3) ?
m_pipe_bypass$wget[569:518] :
m_pipe_enq2Mat_rl[752:701]) :
m_pipe_enq2Mat_rl[752:701] ;
assign x__h68061 =
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
((m_pipe_bypass$wget[572:570] == 3'd2) ?
m_pipe_bypass$wget[569:518] :
m_pipe_enq2Mat_rl[693:642]) :
m_pipe_enq2Mat_rl[693:642] ;
assign x__h68401 =
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
((m_pipe_bypass$wget[572:570] == 3'd1) ?
m_pipe_bypass$wget[569:518] :
m_pipe_enq2Mat_rl[634:583]) :
m_pipe_enq2Mat_rl[634:583] ;
assign x__h68741 =
IF_m_pipe_bypass_whas__65_THEN_m_pipe_bypass_w_ETC___d902 ?
((m_pipe_bypass$wget[572:570] == 3'd0) ?
m_pipe_bypass$wget[569:518] :
m_pipe_enq2Mat_rl[575:524]) :
m_pipe_enq2Mat_rl[575:524] ;
assign y_avValue_way__h91991 =
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1436 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1586) ?
(SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1484 ?
m_randRep_randWay :
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1594) :
(IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1436 ?
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1598 :
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1601) ;
always@(send_r or EN_deqWrite or m_pipe_bypass$wget)
begin
case (send_r[583:582])
2'd0:
IF_send_r_BITS_583_TO_582_749_EQ_0_750_THEN_m__ETC___d1890 =
{ EN_deqWrite && m_pipe_bypass$wget[578:573] == send_r[14:9] &&
m_pipe_bypass$wget[572:570] == 3'd7,
m_pipe_bypass$wget[569:512],
EN_deqWrite && m_pipe_bypass$wget[578:573] == send_r[14:9] &&
m_pipe_bypass$wget[572:570] == 3'd6,
m_pipe_bypass$wget[569:512],
EN_deqWrite && m_pipe_bypass$wget[578:573] == send_r[14:9] &&
m_pipe_bypass$wget[572:570] == 3'd5,
m_pipe_bypass$wget[569:512],
EN_deqWrite && m_pipe_bypass$wget[578:573] == send_r[14:9] &&
m_pipe_bypass$wget[572:570] == 3'd4,
m_pipe_bypass$wget[569:512],
EN_deqWrite && m_pipe_bypass$wget[578:573] == send_r[14:9] &&
m_pipe_bypass$wget[572:570] == 3'd3,
m_pipe_bypass$wget[569:512],
EN_deqWrite && m_pipe_bypass$wget[578:573] == send_r[14:9] &&
m_pipe_bypass$wget[572:570] == 3'd2,
m_pipe_bypass$wget[569:512],
EN_deqWrite && m_pipe_bypass$wget[578:573] == send_r[14:9] &&
m_pipe_bypass$wget[572:570] == 3'd1,
m_pipe_bypass$wget[569:512],
EN_deqWrite && m_pipe_bypass$wget[578:573] == send_r[14:9] &&
m_pipe_bypass$wget[572:570] == 3'd0,
m_pipe_bypass$wget[569:512] };
2'd1:
IF_send_r_BITS_583_TO_582_749_EQ_0_750_THEN_m__ETC___d1890 =
{ EN_deqWrite && m_pipe_bypass$wget[578:573] == send_r[13:8] &&
m_pipe_bypass$wget[572:570] == 3'd7,
m_pipe_bypass$wget[569:512],
EN_deqWrite && m_pipe_bypass$wget[578:573] == send_r[13:8] &&
m_pipe_bypass$wget[572:570] == 3'd6,
m_pipe_bypass$wget[569:512],
EN_deqWrite && m_pipe_bypass$wget[578:573] == send_r[13:8] &&
m_pipe_bypass$wget[572:570] == 3'd5,
m_pipe_bypass$wget[569:512],
EN_deqWrite && m_pipe_bypass$wget[578:573] == send_r[13:8] &&
m_pipe_bypass$wget[572:570] == 3'd4,
m_pipe_bypass$wget[569:512],
EN_deqWrite && m_pipe_bypass$wget[578:573] == send_r[13:8] &&
m_pipe_bypass$wget[572:570] == 3'd3,
m_pipe_bypass$wget[569:512],
EN_deqWrite && m_pipe_bypass$wget[578:573] == send_r[13:8] &&
m_pipe_bypass$wget[572:570] == 3'd2,
m_pipe_bypass$wget[569:512],
EN_deqWrite && m_pipe_bypass$wget[578:573] == send_r[13:8] &&
m_pipe_bypass$wget[572:570] == 3'd1,
m_pipe_bypass$wget[569:512],
EN_deqWrite && m_pipe_bypass$wget[578:573] == send_r[13:8] &&
m_pipe_bypass$wget[572:570] == 3'd0,
m_pipe_bypass$wget[569:512] };
default: IF_send_r_BITS_583_TO_582_749_EQ_0_750_THEN_m__ETC___d1890 =
{ EN_deqWrite &&
m_pipe_bypass$wget[578:573] == send_r[529:524] &&
m_pipe_bypass$wget[572:570] == 3'd7,
m_pipe_bypass$wget[569:512],
EN_deqWrite &&
m_pipe_bypass$wget[578:573] == send_r[529:524] &&
m_pipe_bypass$wget[572:570] == 3'd6,
m_pipe_bypass$wget[569:512],
EN_deqWrite &&
m_pipe_bypass$wget[578:573] == send_r[529:524] &&
m_pipe_bypass$wget[572:570] == 3'd5,
m_pipe_bypass$wget[569:512],
EN_deqWrite &&
m_pipe_bypass$wget[578:573] == send_r[529:524] &&
m_pipe_bypass$wget[572:570] == 3'd4,
m_pipe_bypass$wget[569:512],
EN_deqWrite &&
m_pipe_bypass$wget[578:573] == send_r[529:524] &&
m_pipe_bypass$wget[572:570] == 3'd3,
m_pipe_bypass$wget[569:512],
EN_deqWrite &&
m_pipe_bypass$wget[578:573] == send_r[529:524] &&
m_pipe_bypass$wget[572:570] == 3'd2,
m_pipe_bypass$wget[569:512],
EN_deqWrite &&
m_pipe_bypass$wget[578:573] == send_r[529:524] &&
m_pipe_bypass$wget[572:570] == 3'd1,
m_pipe_bypass$wget[569:512],
EN_deqWrite &&
m_pipe_bypass$wget[578:573] == send_r[529:524] &&
m_pipe_bypass$wget[572:570] == 3'd0,
m_pipe_bypass$wget[569:512] };
endcase
end
always@(send_r or EN_deqWrite or m_pipe_bypass$wget)
begin
case (send_r[583:582])
2'd0:
IF_send_r_BITS_583_TO_582_749_EQ_0_750_THEN_m__ETC___d1892 =
EN_deqWrite && m_pipe_bypass$wget[578:573] == send_r[14:9];
2'd1:
IF_send_r_BITS_583_TO_582_749_EQ_0_750_THEN_m__ETC___d1892 =
EN_deqWrite && m_pipe_bypass$wget[578:573] == send_r[13:8];
default: IF_send_r_BITS_583_TO_582_749_EQ_0_750_THEN_m__ETC___d1892 =
EN_deqWrite &&
m_pipe_bypass$wget[578:573] == send_r[529:524];
endcase
end
always@(m_pipe_enq2Mat_rl)
begin
case (m_pipe_enq2Mat_rl[3:2])
2'd0, 2'd1:
CASE_m_pipe_enq2Mat_rl_BITS_3_TO_2_0_m_pipe_en_ETC__q2 =
m_pipe_enq2Mat_rl[3:2];
default: CASE_m_pipe_enq2Mat_rl_BITS_3_TO_2_0_m_pipe_en_ETC__q2 = 2'd2;
endcase
end
always@(m_pipe_enq2Mat_rl)
begin
case (m_pipe_enq2Mat_rl[1058:1057])
2'd0:
CASE_m_pipe_enq2Mat_rl_BITS_1058_TO_1057_0_0_C_ETC__q3 =
{ 2'd0, m_pipe_enq2Mat_rl[1056:990] };
2'd1:
CASE_m_pipe_enq2Mat_rl_BITS_1058_TO_1057_0_0_C_ETC__q3 =
m_pipe_enq2Mat_rl[1058:990];
default: CASE_m_pipe_enq2Mat_rl_BITS_1058_TO_1057_0_0_C_ETC__q3 =
{ 2'd2, m_pipe_enq2Mat_rl[1056:990] };
endcase
end
always@(m_randRep_randWay or
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1401 or
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1466 or
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1418 or
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1471 or
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1441 or
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1448 or
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1454 or
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1478)
begin
case (m_randRep_randWay)
3'd0:
SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1484 =
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1401;
3'd1:
SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1484 =
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1466;
3'd2:
SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1484 =
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1418;
3'd3:
SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1484 =
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1471;
3'd4:
SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1484 =
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1441;
3'd5:
SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1484 =
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1448;
3'd6:
SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1484 =
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1454;
3'd7:
SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1484 =
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1478;
endcase
end
always@(m_randRep_randWay or
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1219 or
NOT_m_infoRam_0_rdReqQ_empty_dummy2_0_read__11_ETC___d1123 or
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1221 or
NOT_m_infoRam_1_rdReqQ_empty_dummy2_0_read__12_ETC___d1133 or
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1265 or
NOT_m_infoRam_2_rdReqQ_empty_dummy2_0_read__13_ETC___d1143 or
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1279 or
NOT_m_infoRam_3_rdReqQ_empty_dummy2_0_read__14_ETC___d1153 or
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1310 or
NOT_m_infoRam_4_rdReqQ_empty_dummy2_0_read__15_ETC___d1163 or
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1327 or
NOT_m_infoRam_5_rdReqQ_empty_dummy2_0_read__16_ETC___d1173 or
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1343 or
NOT_m_infoRam_6_rdReqQ_empty_dummy2_0_read__17_ETC___d1183 or
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1357 or
NOT_m_infoRam_7_rdReqQ_empty_dummy2_0_read__18_ETC___d1193)
begin
case (m_randRep_randWay)
3'd0:
CASE_m_randRep_randWay_07_0_NOT_m_pipe_enq2Mat_ETC___d1508 =
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1219 ||
NOT_m_infoRam_0_rdReqQ_empty_dummy2_0_read__11_ETC___d1123;
3'd1:
CASE_m_randRep_randWay_07_0_NOT_m_pipe_enq2Mat_ETC___d1508 =
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1221 ||
NOT_m_infoRam_1_rdReqQ_empty_dummy2_0_read__12_ETC___d1133;
3'd2:
CASE_m_randRep_randWay_07_0_NOT_m_pipe_enq2Mat_ETC___d1508 =
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1265 ||
NOT_m_infoRam_2_rdReqQ_empty_dummy2_0_read__13_ETC___d1143;
3'd3:
CASE_m_randRep_randWay_07_0_NOT_m_pipe_enq2Mat_ETC___d1508 =
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1279 ||
NOT_m_infoRam_3_rdReqQ_empty_dummy2_0_read__14_ETC___d1153;
3'd4:
CASE_m_randRep_randWay_07_0_NOT_m_pipe_enq2Mat_ETC___d1508 =
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1310 ||
NOT_m_infoRam_4_rdReqQ_empty_dummy2_0_read__15_ETC___d1163;
3'd5:
CASE_m_randRep_randWay_07_0_NOT_m_pipe_enq2Mat_ETC___d1508 =
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1327 ||
NOT_m_infoRam_5_rdReqQ_empty_dummy2_0_read__16_ETC___d1173;
3'd6:
CASE_m_randRep_randWay_07_0_NOT_m_pipe_enq2Mat_ETC___d1508 =
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1343 ||
NOT_m_infoRam_6_rdReqQ_empty_dummy2_0_read__17_ETC___d1183;
3'd7:
CASE_m_randRep_randWay_07_0_NOT_m_pipe_enq2Mat_ETC___d1508 =
NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR_NOT_ETC___d1357 ||
NOT_m_infoRam_7_rdReqQ_empty_dummy2_0_read__18_ETC___d1193;
endcase
end
always@(way__h92005 or
b__h82759 or
b__h84440 or
b__h84749 or
b__h85047 or b__h85367 or b__h85665 or b__h85974 or b__h86272)
begin
case (way__h92005)
3'd0: y_avValue_info_tag__h96135 = b__h82759;
3'd1: y_avValue_info_tag__h96135 = b__h84440;
3'd2: y_avValue_info_tag__h96135 = b__h84749;
3'd3: y_avValue_info_tag__h96135 = b__h85047;
3'd4: y_avValue_info_tag__h96135 = b__h85367;
3'd5: y_avValue_info_tag__h96135 = b__h85665;
3'd6: y_avValue_info_tag__h96135 = b__h85974;
3'd7: y_avValue_info_tag__h96135 = b__h86272;
endcase
end
always@(way__h92005 or
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1401 or
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1466 or
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1418 or
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1471 or
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1441 or
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1448 or
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1454 or
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1478)
begin
case (way__h92005)
3'd0:
SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1696 =
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1401;
3'd1:
SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1696 =
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1466;
3'd2:
SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1696 =
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1418;
3'd3:
SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1696 =
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1471;
3'd4:
SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1696 =
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1441;
3'd5:
SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1696 =
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1448;
3'd6:
SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1696 =
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1454;
3'd7:
SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1696 =
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1478;
endcase
end
always@(way__h92005 or
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1230 or
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1255 or
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1271 or
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1299 or
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1318 or
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1334 or
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1349 or
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1378)
begin
case (way__h92005)
3'd0:
SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1694 =
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1230;
3'd1:
SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1694 =
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1255;
3'd2:
SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1694 =
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1271;
3'd3:
SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1694 =
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1299;
3'd4:
SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1694 =
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1318;
3'd5:
SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1694 =
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1334;
3'd6:
SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1694 =
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1349;
3'd7:
SEL_ARR_IF_m_pipe_enq2Mat_dummy2_1_read__67_AN_ETC___d1694 =
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1378;
endcase
end
always@(way__h92005 or
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d657 or
m_infoRam_0_bram$DOB or
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d692 or
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d603 or
m_infoRam_1_bram$DOB or
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d638 or
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d549 or
m_infoRam_2_bram$DOB or
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d584 or
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d495 or
m_infoRam_3_bram$DOB or
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d530 or
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d441 or
m_infoRam_4_bram$DOB or
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d476 or
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d387 or
m_infoRam_5_bram$DOB or
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d422 or
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d333 or
m_infoRam_6_bram$DOB or
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d368 or
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d280 or
m_infoRam_7_bram$DOB or
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d315)
begin
case (way__h92005)
3'd0:
SEL_ARR_IF_IF_m_pipe_enq2Mat_lat_0_whas__17_TH_ETC___d1723 =
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d657 ?
m_infoRam_0_bram$DOB[2:0] :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d692;
3'd1:
SEL_ARR_IF_IF_m_pipe_enq2Mat_lat_0_whas__17_TH_ETC___d1723 =
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d603 ?
m_infoRam_1_bram$DOB[2:0] :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d638;
3'd2:
SEL_ARR_IF_IF_m_pipe_enq2Mat_lat_0_whas__17_TH_ETC___d1723 =
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d549 ?
m_infoRam_2_bram$DOB[2:0] :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d584;
3'd3:
SEL_ARR_IF_IF_m_pipe_enq2Mat_lat_0_whas__17_TH_ETC___d1723 =
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d495 ?
m_infoRam_3_bram$DOB[2:0] :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d530;
3'd4:
SEL_ARR_IF_IF_m_pipe_enq2Mat_lat_0_whas__17_TH_ETC___d1723 =
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d441 ?
m_infoRam_4_bram$DOB[2:0] :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d476;
3'd5:
SEL_ARR_IF_IF_m_pipe_enq2Mat_lat_0_whas__17_TH_ETC___d1723 =
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d387 ?
m_infoRam_5_bram$DOB[2:0] :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d422;
3'd6:
SEL_ARR_IF_IF_m_pipe_enq2Mat_lat_0_whas__17_TH_ETC___d1723 =
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d333 ?
m_infoRam_6_bram$DOB[2:0] :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d368;
3'd7:
SEL_ARR_IF_IF_m_pipe_enq2Mat_lat_0_whas__17_TH_ETC___d1723 =
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_NOT_m_pi_ETC___d280 ?
m_infoRam_7_bram$DOB[2:0] :
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d315;
endcase
end
always@(send_r)
begin
case (send_r[583:582])
2'd0:
CASE_send_r_BITS_583_TO_582_0_0_CONCAT_send_r__ETC__q4 =
{ 2'd0, send_r[66:0] };
2'd1:
CASE_send_r_BITS_583_TO_582_0_0_CONCAT_send_r__ETC__q4 =
{ send_r[583:582], send_r[66:0] };
default: CASE_send_r_BITS_583_TO_582_0_0_CONCAT_send_r__ETC__q4 =
{ 2'd2, send_r[581:518], send_r[2:0] };
endcase
end
always@(send_r)
begin
case (send_r[583:582])
2'd0, 2'd1:
CASE_send_r_BITS_583_TO_582_0_2_1_2_2_CONCAT_s_ETC__q5 = 4'd2;
default: CASE_send_r_BITS_583_TO_582_0_2_1_2_2_CONCAT_s_ETC__q5 =
{ 2'd2, send_r[517:516] };
endcase
end
// handling of inlined registers
always@(posedge CLK)
begin
if (RST_N == `BSV_RESET_VALUE)
begin
m_dataRam_rdReqQ_empty_rl <= `BSV_ASSIGNMENT_DELAY 1'd1;
m_dataRam_rdReqQ_full_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
m_infoRam_0_rdReqQ_empty_rl <= `BSV_ASSIGNMENT_DELAY 1'd1;
m_infoRam_0_rdReqQ_full_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
m_infoRam_1_rdReqQ_empty_rl <= `BSV_ASSIGNMENT_DELAY 1'd1;
m_infoRam_1_rdReqQ_full_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
m_infoRam_2_rdReqQ_empty_rl <= `BSV_ASSIGNMENT_DELAY 1'd1;
m_infoRam_2_rdReqQ_full_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
m_infoRam_3_rdReqQ_empty_rl <= `BSV_ASSIGNMENT_DELAY 1'd1;
m_infoRam_3_rdReqQ_full_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
m_infoRam_4_rdReqQ_empty_rl <= `BSV_ASSIGNMENT_DELAY 1'd1;
m_infoRam_4_rdReqQ_full_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
m_infoRam_5_rdReqQ_empty_rl <= `BSV_ASSIGNMENT_DELAY 1'd1;
m_infoRam_5_rdReqQ_full_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
m_infoRam_6_rdReqQ_empty_rl <= `BSV_ASSIGNMENT_DELAY 1'd1;
m_infoRam_6_rdReqQ_full_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
m_infoRam_7_rdReqQ_empty_rl <= `BSV_ASSIGNMENT_DELAY 1'd1;
m_infoRam_7_rdReqQ_full_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
m_initDone <= `BSV_ASSIGNMENT_DELAY 1'd0;
m_initIndex <= `BSV_ASSIGNMENT_DELAY 6'd0;
m_pipe_enq2Mat_rl <= `BSV_ASSIGNMENT_DELAY
1060'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
m_pipe_mat2Out_rl <= `BSV_ASSIGNMENT_DELAY
645'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
m_randRep_randWay <= `BSV_ASSIGNMENT_DELAY 3'd0;
m_repRam_rdReqQ_empty_rl <= `BSV_ASSIGNMENT_DELAY 1'd1;
m_repRam_rdReqQ_full_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
end
else
begin
if (m_dataRam_rdReqQ_empty_rl$EN)
m_dataRam_rdReqQ_empty_rl <= `BSV_ASSIGNMENT_DELAY
m_dataRam_rdReqQ_empty_rl$D_IN;
if (m_dataRam_rdReqQ_full_rl$EN)
m_dataRam_rdReqQ_full_rl <= `BSV_ASSIGNMENT_DELAY
m_dataRam_rdReqQ_full_rl$D_IN;
if (m_infoRam_0_rdReqQ_empty_rl$EN)
m_infoRam_0_rdReqQ_empty_rl <= `BSV_ASSIGNMENT_DELAY
m_infoRam_0_rdReqQ_empty_rl$D_IN;
if (m_infoRam_0_rdReqQ_full_rl$EN)
m_infoRam_0_rdReqQ_full_rl <= `BSV_ASSIGNMENT_DELAY
m_infoRam_0_rdReqQ_full_rl$D_IN;
if (m_infoRam_1_rdReqQ_empty_rl$EN)
m_infoRam_1_rdReqQ_empty_rl <= `BSV_ASSIGNMENT_DELAY
m_infoRam_1_rdReqQ_empty_rl$D_IN;
if (m_infoRam_1_rdReqQ_full_rl$EN)
m_infoRam_1_rdReqQ_full_rl <= `BSV_ASSIGNMENT_DELAY
m_infoRam_1_rdReqQ_full_rl$D_IN;
if (m_infoRam_2_rdReqQ_empty_rl$EN)
m_infoRam_2_rdReqQ_empty_rl <= `BSV_ASSIGNMENT_DELAY
m_infoRam_2_rdReqQ_empty_rl$D_IN;
if (m_infoRam_2_rdReqQ_full_rl$EN)
m_infoRam_2_rdReqQ_full_rl <= `BSV_ASSIGNMENT_DELAY
m_infoRam_2_rdReqQ_full_rl$D_IN;
if (m_infoRam_3_rdReqQ_empty_rl$EN)
m_infoRam_3_rdReqQ_empty_rl <= `BSV_ASSIGNMENT_DELAY
m_infoRam_3_rdReqQ_empty_rl$D_IN;
if (m_infoRam_3_rdReqQ_full_rl$EN)
m_infoRam_3_rdReqQ_full_rl <= `BSV_ASSIGNMENT_DELAY
m_infoRam_3_rdReqQ_full_rl$D_IN;
if (m_infoRam_4_rdReqQ_empty_rl$EN)
m_infoRam_4_rdReqQ_empty_rl <= `BSV_ASSIGNMENT_DELAY
m_infoRam_4_rdReqQ_empty_rl$D_IN;
if (m_infoRam_4_rdReqQ_full_rl$EN)
m_infoRam_4_rdReqQ_full_rl <= `BSV_ASSIGNMENT_DELAY
m_infoRam_4_rdReqQ_full_rl$D_IN;
if (m_infoRam_5_rdReqQ_empty_rl$EN)
m_infoRam_5_rdReqQ_empty_rl <= `BSV_ASSIGNMENT_DELAY
m_infoRam_5_rdReqQ_empty_rl$D_IN;
if (m_infoRam_5_rdReqQ_full_rl$EN)
m_infoRam_5_rdReqQ_full_rl <= `BSV_ASSIGNMENT_DELAY
m_infoRam_5_rdReqQ_full_rl$D_IN;
if (m_infoRam_6_rdReqQ_empty_rl$EN)
m_infoRam_6_rdReqQ_empty_rl <= `BSV_ASSIGNMENT_DELAY
m_infoRam_6_rdReqQ_empty_rl$D_IN;
if (m_infoRam_6_rdReqQ_full_rl$EN)
m_infoRam_6_rdReqQ_full_rl <= `BSV_ASSIGNMENT_DELAY
m_infoRam_6_rdReqQ_full_rl$D_IN;
if (m_infoRam_7_rdReqQ_empty_rl$EN)
m_infoRam_7_rdReqQ_empty_rl <= `BSV_ASSIGNMENT_DELAY
m_infoRam_7_rdReqQ_empty_rl$D_IN;
if (m_infoRam_7_rdReqQ_full_rl$EN)
m_infoRam_7_rdReqQ_full_rl <= `BSV_ASSIGNMENT_DELAY
m_infoRam_7_rdReqQ_full_rl$D_IN;
if (m_initDone$EN)
m_initDone <= `BSV_ASSIGNMENT_DELAY m_initDone$D_IN;
if (m_initIndex$EN)
m_initIndex <= `BSV_ASSIGNMENT_DELAY m_initIndex$D_IN;
if (m_pipe_enq2Mat_rl$EN)
m_pipe_enq2Mat_rl <= `BSV_ASSIGNMENT_DELAY m_pipe_enq2Mat_rl$D_IN;
if (m_pipe_mat2Out_rl$EN)
m_pipe_mat2Out_rl <= `BSV_ASSIGNMENT_DELAY m_pipe_mat2Out_rl$D_IN;
if (m_randRep_randWay$EN)
m_randRep_randWay <= `BSV_ASSIGNMENT_DELAY m_randRep_randWay$D_IN;
if (m_repRam_rdReqQ_empty_rl$EN)
m_repRam_rdReqQ_empty_rl <= `BSV_ASSIGNMENT_DELAY
m_repRam_rdReqQ_empty_rl$D_IN;
if (m_repRam_rdReqQ_full_rl$EN)
m_repRam_rdReqQ_full_rl <= `BSV_ASSIGNMENT_DELAY
m_repRam_rdReqQ_full_rl$D_IN;
end
end
// synopsys translate_off
`ifdef BSV_NO_INITIAL_BLOCKS
`else // not BSV_NO_INITIAL_BLOCKS
initial
begin
m_dataRam_rdReqQ_empty_rl = 1'h0;
m_dataRam_rdReqQ_full_rl = 1'h0;
m_infoRam_0_rdReqQ_empty_rl = 1'h0;
m_infoRam_0_rdReqQ_full_rl = 1'h0;
m_infoRam_1_rdReqQ_empty_rl = 1'h0;
m_infoRam_1_rdReqQ_full_rl = 1'h0;
m_infoRam_2_rdReqQ_empty_rl = 1'h0;
m_infoRam_2_rdReqQ_full_rl = 1'h0;
m_infoRam_3_rdReqQ_empty_rl = 1'h0;
m_infoRam_3_rdReqQ_full_rl = 1'h0;
m_infoRam_4_rdReqQ_empty_rl = 1'h0;
m_infoRam_4_rdReqQ_full_rl = 1'h0;
m_infoRam_5_rdReqQ_empty_rl = 1'h0;
m_infoRam_5_rdReqQ_full_rl = 1'h0;
m_infoRam_6_rdReqQ_empty_rl = 1'h0;
m_infoRam_6_rdReqQ_full_rl = 1'h0;
m_infoRam_7_rdReqQ_empty_rl = 1'h0;
m_infoRam_7_rdReqQ_full_rl = 1'h0;
m_initDone = 1'h0;
m_initIndex = 6'h2A;
m_pipe_enq2Mat_rl =
1060'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
m_pipe_mat2Out_rl =
645'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
m_randRep_randWay = 3'h2;
m_repRam_rdReqQ_empty_rl = 1'h0;
m_repRam_rdReqQ_full_rl = 1'h0;
end
`endif // BSV_NO_INITIAL_BLOCKS
// synopsys translate_on
// handling of system tasks
// synopsys translate_off
always@(negedge CLK)
begin
#0;
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1629 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1636 &&
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1665)
$fwrite(32'h80000002, "[L1Pipe] ERROR: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1629 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1636 &&
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1665 &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d240)
$fwrite(32'h80000002, "tagged CRq ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1629 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1636 &&
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1670)
$fwrite(32'h80000002, "tagged PRs ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1629 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1636 &&
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1665 &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d240)
$fwrite(32'h80000002, "");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1629 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1636 &&
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1670)
$fwrite(32'h80000002, "L1PipePRsCmd { ", "addr: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1629 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1636 &&
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1665 &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d240)
$fwrite(32'h80000002, "");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1629 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1636 &&
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1670)
$fwrite(32'h80000002,
"'h%h",
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1238);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1629 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1636 &&
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1665 &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d240)
$fwrite(32'h80000002, "");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1629 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1636 &&
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1670)
$fwrite(32'h80000002, ", ", "way: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1629 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1636 &&
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1665 &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d240)
$fwrite(32'h80000002, "");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1629 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1636 &&
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1670)
$fwrite(32'h80000002, "'h%h", value__h91844, " }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1629 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1636 &&
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1665 &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d240)
$fwrite(32'h80000002, "");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1629 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1636 &&
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1670)
$fwrite(32'h80000002, "");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1629 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1636 &&
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1665 &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d240)
$fwrite(32'h80000002, "");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1629 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1636 &&
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1670)
$fwrite(32'h80000002, "");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1629 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1636 &&
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1665 &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d240)
$fwrite(32'h80000002, "");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1629 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1636 &&
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1670)
$fwrite(32'h80000002, "");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1629 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1636 &&
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1665 &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d240)
$fwrite(32'h80000002, "");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1629 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1636 &&
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1670)
$fwrite(32'h80000002, "");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1629 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1636 &&
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1665 &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d240)
$fwrite(32'h80000002, "L1PipeRqIn { ", "addr: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1629 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1636 &&
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1670)
$fwrite(32'h80000002, "");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1629 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1636 &&
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1665 &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d240)
$fwrite(32'h80000002,
"'h%h",
IF_NOT_m_pipe_enq2Mat_dummy2_1_read__67_75_OR__ETC___d1238);
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1629 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1636 &&
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1670)
$fwrite(32'h80000002, "");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1629 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1636 &&
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1665 &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d240)
$fwrite(32'h80000002, ", ", "mshrIdx: ");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1629 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1636 &&
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1670)
$fwrite(32'h80000002, "");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1629 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1636 &&
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1665 &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d240)
$fwrite(32'h80000002, "'h%h", value__h91844, " }");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1629 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1636 &&
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1670)
$fwrite(32'h80000002, "");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1629 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1636 &&
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1665)
$fwrite(32'h80000002, " cannot find way to replace\n");
if (RST_N != `BSV_RESET_VALUE)
if (WILL_FIRE_RL_m_pipe_doTagMatch &&
IF_m_pipe_enq2Mat_lat_0_whas__17_THEN_m_pipe_e_ETC___d1629 &&
IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_pipe_ETC___d1636 &&
IF_IF_m_pipe_enq2Mat_dummy2_1_read__67_AND_m_p_ETC___d1665)
$finish(32'd1);
end
// synopsys translate_on
endmodule // mkIPipeline
Reference in New Issue View Git Blame Copy Permalink