Cheri-research/Toooba
1
0
Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity
Files
e02b352bbb8a4af89ff729dca34aa43aa047a5dd
Toooba/src_SSITH_P3/Verilog_RTL/mkITlb.v

6618 lines
263 KiB
Verilog
Raw Blame History

//
// Generated by Bluespec Compiler, version 2019.05.beta2 (build a88bf40db, 2019-05-24)
//
//
//
//
// Ports:
// Name I/O size props
// flush_done O 1
// RDY_flush_done O 1 const
// RDY_flush O 1
// RDY_updateVMInfo O 1 const
// noPendingReq O 1
// RDY_noPendingReq O 1 const
// RDY_to_proc_request_put O 1
// to_proc_response_get O 69
// RDY_to_proc_response_get O 1
// toParent_rqToP_notEmpty O 1
// RDY_toParent_rqToP_notEmpty O 1 const
// RDY_toParent_rqToP_deq O 1
// toParent_rqToP_first O 27
// RDY_toParent_rqToP_first O 1
// toParent_rsFromP_notFull O 1
// RDY_toParent_rsFromP_notFull O 1 const
// RDY_toParent_rsFromP_enq O 1
// RDY_toParent_flush_request_get O 1
// RDY_toParent_flush_response_put O 1
// RDY_perf_setStatus O 1 const
// RDY_perf_req O 1
// perf_resp O 67
// RDY_perf_resp O 1
// perf_respValid O 1
// RDY_perf_respValid O 1 const
// CLK I 1 clock
// RST_N I 1 reset
// updateVMInfo_vm I 49 reg
// to_proc_request_put I 64
// toParent_rsFromP_enq_x I 81
// perf_setStatus_doStats I 1 unused
// perf_req_r I 3
// EN_flush I 1
// EN_updateVMInfo I 1
// EN_to_proc_request_put I 1
// EN_toParent_rqToP_deq I 1
// EN_toParent_rsFromP_enq I 1
// EN_toParent_flush_request_get I 1
// EN_toParent_flush_response_put I 1
// EN_perf_setStatus I 1 unused
// EN_perf_req I 1
// EN_to_proc_response_get I 1
// EN_perf_resp I 1
//
// No combinational paths from inputs to outputs
//
//
`ifdef BSV_ASSIGNMENT_DELAY
`else
`define BSV_ASSIGNMENT_DELAY
`endif
`ifdef BSV_POSITIVE_RESET
`define BSV_RESET_VALUE 1'b1
`define BSV_RESET_EDGE posedge
`else
`define BSV_RESET_VALUE 1'b0
`define BSV_RESET_EDGE negedge
`endif
module mkITlb(CLK,
RST_N,
flush_done,
RDY_flush_done,
EN_flush,
RDY_flush,
updateVMInfo_vm,
EN_updateVMInfo,
RDY_updateVMInfo,
noPendingReq,
RDY_noPendingReq,
to_proc_request_put,
EN_to_proc_request_put,
RDY_to_proc_request_put,
EN_to_proc_response_get,
to_proc_response_get,
RDY_to_proc_response_get,
toParent_rqToP_notEmpty,
RDY_toParent_rqToP_notEmpty,
EN_toParent_rqToP_deq,
RDY_toParent_rqToP_deq,
toParent_rqToP_first,
RDY_toParent_rqToP_first,
toParent_rsFromP_notFull,
RDY_toParent_rsFromP_notFull,
toParent_rsFromP_enq_x,
EN_toParent_rsFromP_enq,
RDY_toParent_rsFromP_enq,
EN_toParent_flush_request_get,
RDY_toParent_flush_request_get,
EN_toParent_flush_response_put,
RDY_toParent_flush_response_put,
perf_setStatus_doStats,
EN_perf_setStatus,
RDY_perf_setStatus,
perf_req_r,
EN_perf_req,
RDY_perf_req,
EN_perf_resp,
perf_resp,
RDY_perf_resp,
perf_respValid,
RDY_perf_respValid);
input CLK;
input RST_N;
// value method flush_done
output flush_done;
output RDY_flush_done;
// action method flush
input EN_flush;
output RDY_flush;
// action method updateVMInfo
input [48 : 0] updateVMInfo_vm;
input EN_updateVMInfo;
output RDY_updateVMInfo;
// value method noPendingReq
output noPendingReq;
output RDY_noPendingReq;
// action method to_proc_request_put
input [63 : 0] to_proc_request_put;
input EN_to_proc_request_put;
output RDY_to_proc_request_put;
// actionvalue method to_proc_response_get
input EN_to_proc_response_get;
output [68 : 0] to_proc_response_get;
output RDY_to_proc_response_get;
// value method toParent_rqToP_notEmpty
output toParent_rqToP_notEmpty;
output RDY_toParent_rqToP_notEmpty;
// action method toParent_rqToP_deq
input EN_toParent_rqToP_deq;
output RDY_toParent_rqToP_deq;
// value method toParent_rqToP_first
output [26 : 0] toParent_rqToP_first;
output RDY_toParent_rqToP_first;
// value method toParent_rsFromP_notFull
output toParent_rsFromP_notFull;
output RDY_toParent_rsFromP_notFull;
// action method toParent_rsFromP_enq
input [80 : 0] toParent_rsFromP_enq_x;
input EN_toParent_rsFromP_enq;
output RDY_toParent_rsFromP_enq;
// action method toParent_flush_request_get
input EN_toParent_flush_request_get;
output RDY_toParent_flush_request_get;
// action method toParent_flush_response_put
input EN_toParent_flush_response_put;
output RDY_toParent_flush_response_put;
// action method perf_setStatus
input perf_setStatus_doStats;
input EN_perf_setStatus;
output RDY_perf_setStatus;
// action method perf_req
input [2 : 0] perf_req_r;
input EN_perf_req;
output RDY_perf_req;
// actionvalue method perf_resp
input EN_perf_resp;
output [66 : 0] perf_resp;
output RDY_perf_resp;
// value method perf_respValid
output perf_respValid;
output RDY_perf_respValid;
// signals for module outputs
reg [26 : 0] toParent_rqToP_first;
wire [68 : 0] to_proc_response_get;
wire [66 : 0] perf_resp;
wire RDY_flush,
RDY_flush_done,
RDY_noPendingReq,
RDY_perf_req,
RDY_perf_resp,
RDY_perf_respValid,
RDY_perf_setStatus,
RDY_toParent_flush_request_get,
RDY_toParent_flush_response_put,
RDY_toParent_rqToP_deq,
RDY_toParent_rqToP_first,
RDY_toParent_rqToP_notEmpty,
RDY_toParent_rsFromP_enq,
RDY_toParent_rsFromP_notFull,
RDY_to_proc_request_put,
RDY_to_proc_response_get,
RDY_updateVMInfo,
flush_done,
noPendingReq,
perf_respValid,
toParent_rqToP_notEmpty,
toParent_rsFromP_notFull;
// inlined wires
wire [81 : 0] rsFromPQ_enqReq_lat_0$wget;
wire [69 : 0] hitQ_enqReq_lat_0$wget;
wire [27 : 0] rqToPQ_enqReq_lat_0$wget;
wire [5 : 0] tlb_m_updRepIdx_lat_1$wget;
wire [3 : 0] perfReqQ_enqReq_lat_0$wget;
wire hitQ_enqReq_lat_0$whas,
tlb_m_lruBit_lat_0$whas,
tlb_m_updRepIdx_lat_1$whas;
// register flushRqToPQ_clearReq_rl
reg flushRqToPQ_clearReq_rl;
wire flushRqToPQ_clearReq_rl$D_IN, flushRqToPQ_clearReq_rl$EN;
// register flushRqToPQ_deqReq_rl
reg flushRqToPQ_deqReq_rl;
wire flushRqToPQ_deqReq_rl$D_IN, flushRqToPQ_deqReq_rl$EN;
// register flushRqToPQ_empty
reg flushRqToPQ_empty;
wire flushRqToPQ_empty$D_IN, flushRqToPQ_empty$EN;
// register flushRqToPQ_enqReq_rl
reg flushRqToPQ_enqReq_rl;
wire flushRqToPQ_enqReq_rl$D_IN, flushRqToPQ_enqReq_rl$EN;
// register flushRqToPQ_full
reg flushRqToPQ_full;
wire flushRqToPQ_full$D_IN, flushRqToPQ_full$EN;
// register flushRsFromPQ_clearReq_rl
reg flushRsFromPQ_clearReq_rl;
wire flushRsFromPQ_clearReq_rl$D_IN, flushRsFromPQ_clearReq_rl$EN;
// register flushRsFromPQ_deqReq_rl
reg flushRsFromPQ_deqReq_rl;
wire flushRsFromPQ_deqReq_rl$D_IN, flushRsFromPQ_deqReq_rl$EN;
// register flushRsFromPQ_empty
reg flushRsFromPQ_empty;
wire flushRsFromPQ_empty$D_IN, flushRsFromPQ_empty$EN;
// register flushRsFromPQ_enqReq_rl
reg flushRsFromPQ_enqReq_rl;
wire flushRsFromPQ_enqReq_rl$D_IN, flushRsFromPQ_enqReq_rl$EN;
// register flushRsFromPQ_full
reg flushRsFromPQ_full;
wire flushRsFromPQ_full$D_IN, flushRsFromPQ_full$EN;
// register hitQ_clearReq_rl
reg hitQ_clearReq_rl;
wire hitQ_clearReq_rl$D_IN, hitQ_clearReq_rl$EN;
// register hitQ_data_0
reg [68 : 0] hitQ_data_0;
wire [68 : 0] hitQ_data_0$D_IN;
wire hitQ_data_0$EN;
// register hitQ_data_1
reg [68 : 0] hitQ_data_1;
wire [68 : 0] hitQ_data_1$D_IN;
wire hitQ_data_1$EN;
// register hitQ_deqP
reg hitQ_deqP;
wire hitQ_deqP$D_IN, hitQ_deqP$EN;
// register hitQ_deqReq_rl
reg hitQ_deqReq_rl;
wire hitQ_deqReq_rl$D_IN, hitQ_deqReq_rl$EN;
// register hitQ_empty
reg hitQ_empty;
wire hitQ_empty$D_IN, hitQ_empty$EN;
// register hitQ_enqP
reg hitQ_enqP;
wire hitQ_enqP$D_IN, hitQ_enqP$EN;
// register hitQ_enqReq_rl
reg [69 : 0] hitQ_enqReq_rl;
wire [69 : 0] hitQ_enqReq_rl$D_IN;
wire hitQ_enqReq_rl$EN;
// register hitQ_full
reg hitQ_full;
wire hitQ_full$D_IN, hitQ_full$EN;
// register miss
reg [64 : 0] miss;
wire [64 : 0] miss$D_IN;
wire miss$EN;
// register needFlush
reg needFlush;
wire needFlush$D_IN, needFlush$EN;
// register perfReqQ_clearReq_rl
reg perfReqQ_clearReq_rl;
wire perfReqQ_clearReq_rl$D_IN, perfReqQ_clearReq_rl$EN;
// register perfReqQ_data_0
reg [2 : 0] perfReqQ_data_0;
wire [2 : 0] perfReqQ_data_0$D_IN;
wire perfReqQ_data_0$EN;
// register perfReqQ_deqReq_rl
reg perfReqQ_deqReq_rl;
wire perfReqQ_deqReq_rl$D_IN, perfReqQ_deqReq_rl$EN;
// register perfReqQ_empty
reg perfReqQ_empty;
wire perfReqQ_empty$D_IN, perfReqQ_empty$EN;
// register perfReqQ_enqReq_rl
reg [3 : 0] perfReqQ_enqReq_rl;
wire [3 : 0] perfReqQ_enqReq_rl$D_IN;
wire perfReqQ_enqReq_rl$EN;
// register perfReqQ_full
reg perfReqQ_full;
wire perfReqQ_full$D_IN, perfReqQ_full$EN;
// register rqToPQ_clearReq_rl
reg rqToPQ_clearReq_rl;
wire rqToPQ_clearReq_rl$D_IN, rqToPQ_clearReq_rl$EN;
// register rqToPQ_data_0
reg [26 : 0] rqToPQ_data_0;
wire [26 : 0] rqToPQ_data_0$D_IN;
wire rqToPQ_data_0$EN;
// register rqToPQ_data_1
reg [26 : 0] rqToPQ_data_1;
wire [26 : 0] rqToPQ_data_1$D_IN;
wire rqToPQ_data_1$EN;
// register rqToPQ_deqP
reg rqToPQ_deqP;
wire rqToPQ_deqP$D_IN, rqToPQ_deqP$EN;
// register rqToPQ_deqReq_rl
reg rqToPQ_deqReq_rl;
wire rqToPQ_deqReq_rl$D_IN, rqToPQ_deqReq_rl$EN;
// register rqToPQ_empty
reg rqToPQ_empty;
wire rqToPQ_empty$D_IN, rqToPQ_empty$EN;
// register rqToPQ_enqP
reg rqToPQ_enqP;
wire rqToPQ_enqP$D_IN, rqToPQ_enqP$EN;
// register rqToPQ_enqReq_rl
reg [27 : 0] rqToPQ_enqReq_rl;
wire [27 : 0] rqToPQ_enqReq_rl$D_IN;
wire rqToPQ_enqReq_rl$EN;
// register rqToPQ_full
reg rqToPQ_full;
wire rqToPQ_full$D_IN, rqToPQ_full$EN;
// register rsFromPQ_clearReq_rl
reg rsFromPQ_clearReq_rl;
wire rsFromPQ_clearReq_rl$D_IN, rsFromPQ_clearReq_rl$EN;
// register rsFromPQ_data_0
reg [80 : 0] rsFromPQ_data_0;
wire [80 : 0] rsFromPQ_data_0$D_IN;
wire rsFromPQ_data_0$EN;
// register rsFromPQ_data_1
reg [80 : 0] rsFromPQ_data_1;
wire [80 : 0] rsFromPQ_data_1$D_IN;
wire rsFromPQ_data_1$EN;
// register rsFromPQ_deqP
reg rsFromPQ_deqP;
wire rsFromPQ_deqP$D_IN, rsFromPQ_deqP$EN;
// register rsFromPQ_deqReq_rl
reg rsFromPQ_deqReq_rl;
wire rsFromPQ_deqReq_rl$D_IN, rsFromPQ_deqReq_rl$EN;
// register rsFromPQ_empty
reg rsFromPQ_empty;
wire rsFromPQ_empty$D_IN, rsFromPQ_empty$EN;
// register rsFromPQ_enqP
reg rsFromPQ_enqP;
wire rsFromPQ_enqP$D_IN, rsFromPQ_enqP$EN;
// register rsFromPQ_enqReq_rl
reg [81 : 0] rsFromPQ_enqReq_rl;
wire [81 : 0] rsFromPQ_enqReq_rl$D_IN;
wire rsFromPQ_enqReq_rl$EN;
// register rsFromPQ_full
reg rsFromPQ_full;
wire rsFromPQ_full$D_IN, rsFromPQ_full$EN;
// register tlb_m_entryVec_0
reg [79 : 0] tlb_m_entryVec_0;
wire [79 : 0] tlb_m_entryVec_0$D_IN;
wire tlb_m_entryVec_0$EN;
// register tlb_m_entryVec_1
reg [79 : 0] tlb_m_entryVec_1;
wire [79 : 0] tlb_m_entryVec_1$D_IN;
wire tlb_m_entryVec_1$EN;
// register tlb_m_entryVec_10
reg [79 : 0] tlb_m_entryVec_10;
wire [79 : 0] tlb_m_entryVec_10$D_IN;
wire tlb_m_entryVec_10$EN;
// register tlb_m_entryVec_11
reg [79 : 0] tlb_m_entryVec_11;
wire [79 : 0] tlb_m_entryVec_11$D_IN;
wire tlb_m_entryVec_11$EN;
// register tlb_m_entryVec_12
reg [79 : 0] tlb_m_entryVec_12;
wire [79 : 0] tlb_m_entryVec_12$D_IN;
wire tlb_m_entryVec_12$EN;
// register tlb_m_entryVec_13
reg [79 : 0] tlb_m_entryVec_13;
wire [79 : 0] tlb_m_entryVec_13$D_IN;
wire tlb_m_entryVec_13$EN;
// register tlb_m_entryVec_14
reg [79 : 0] tlb_m_entryVec_14;
wire [79 : 0] tlb_m_entryVec_14$D_IN;
wire tlb_m_entryVec_14$EN;
// register tlb_m_entryVec_15
reg [79 : 0] tlb_m_entryVec_15;
wire [79 : 0] tlb_m_entryVec_15$D_IN;
wire tlb_m_entryVec_15$EN;
// register tlb_m_entryVec_16
reg [79 : 0] tlb_m_entryVec_16;
wire [79 : 0] tlb_m_entryVec_16$D_IN;
wire tlb_m_entryVec_16$EN;
// register tlb_m_entryVec_17
reg [79 : 0] tlb_m_entryVec_17;
wire [79 : 0] tlb_m_entryVec_17$D_IN;
wire tlb_m_entryVec_17$EN;
// register tlb_m_entryVec_18
reg [79 : 0] tlb_m_entryVec_18;
wire [79 : 0] tlb_m_entryVec_18$D_IN;
wire tlb_m_entryVec_18$EN;
// register tlb_m_entryVec_19
reg [79 : 0] tlb_m_entryVec_19;
wire [79 : 0] tlb_m_entryVec_19$D_IN;
wire tlb_m_entryVec_19$EN;
// register tlb_m_entryVec_2
reg [79 : 0] tlb_m_entryVec_2;
wire [79 : 0] tlb_m_entryVec_2$D_IN;
wire tlb_m_entryVec_2$EN;
// register tlb_m_entryVec_20
reg [79 : 0] tlb_m_entryVec_20;
wire [79 : 0] tlb_m_entryVec_20$D_IN;
wire tlb_m_entryVec_20$EN;
// register tlb_m_entryVec_21
reg [79 : 0] tlb_m_entryVec_21;
wire [79 : 0] tlb_m_entryVec_21$D_IN;
wire tlb_m_entryVec_21$EN;
// register tlb_m_entryVec_22
reg [79 : 0] tlb_m_entryVec_22;
wire [79 : 0] tlb_m_entryVec_22$D_IN;
wire tlb_m_entryVec_22$EN;
// register tlb_m_entryVec_23
reg [79 : 0] tlb_m_entryVec_23;
wire [79 : 0] tlb_m_entryVec_23$D_IN;
wire tlb_m_entryVec_23$EN;
// register tlb_m_entryVec_24
reg [79 : 0] tlb_m_entryVec_24;
wire [79 : 0] tlb_m_entryVec_24$D_IN;
wire tlb_m_entryVec_24$EN;
// register tlb_m_entryVec_25
reg [79 : 0] tlb_m_entryVec_25;
wire [79 : 0] tlb_m_entryVec_25$D_IN;
wire tlb_m_entryVec_25$EN;
// register tlb_m_entryVec_26
reg [79 : 0] tlb_m_entryVec_26;
wire [79 : 0] tlb_m_entryVec_26$D_IN;
wire tlb_m_entryVec_26$EN;
// register tlb_m_entryVec_27
reg [79 : 0] tlb_m_entryVec_27;
wire [79 : 0] tlb_m_entryVec_27$D_IN;
wire tlb_m_entryVec_27$EN;
// register tlb_m_entryVec_28
reg [79 : 0] tlb_m_entryVec_28;
wire [79 : 0] tlb_m_entryVec_28$D_IN;
wire tlb_m_entryVec_28$EN;
// register tlb_m_entryVec_29
reg [79 : 0] tlb_m_entryVec_29;
wire [79 : 0] tlb_m_entryVec_29$D_IN;
wire tlb_m_entryVec_29$EN;
// register tlb_m_entryVec_3
reg [79 : 0] tlb_m_entryVec_3;
wire [79 : 0] tlb_m_entryVec_3$D_IN;
wire tlb_m_entryVec_3$EN;
// register tlb_m_entryVec_30
reg [79 : 0] tlb_m_entryVec_30;
wire [79 : 0] tlb_m_entryVec_30$D_IN;
wire tlb_m_entryVec_30$EN;
// register tlb_m_entryVec_31
reg [79 : 0] tlb_m_entryVec_31;
wire [79 : 0] tlb_m_entryVec_31$D_IN;
wire tlb_m_entryVec_31$EN;
// register tlb_m_entryVec_4
reg [79 : 0] tlb_m_entryVec_4;
wire [79 : 0] tlb_m_entryVec_4$D_IN;
wire tlb_m_entryVec_4$EN;
// register tlb_m_entryVec_5
reg [79 : 0] tlb_m_entryVec_5;
wire [79 : 0] tlb_m_entryVec_5$D_IN;
wire tlb_m_entryVec_5$EN;
// register tlb_m_entryVec_6
reg [79 : 0] tlb_m_entryVec_6;
wire [79 : 0] tlb_m_entryVec_6$D_IN;
wire tlb_m_entryVec_6$EN;
// register tlb_m_entryVec_7
reg [79 : 0] tlb_m_entryVec_7;
wire [79 : 0] tlb_m_entryVec_7$D_IN;
wire tlb_m_entryVec_7$EN;
// register tlb_m_entryVec_8
reg [79 : 0] tlb_m_entryVec_8;
wire [79 : 0] tlb_m_entryVec_8$D_IN;
wire tlb_m_entryVec_8$EN;
// register tlb_m_entryVec_9
reg [79 : 0] tlb_m_entryVec_9;
wire [79 : 0] tlb_m_entryVec_9$D_IN;
wire tlb_m_entryVec_9$EN;
// register tlb_m_lruBit_rl
reg [31 : 0] tlb_m_lruBit_rl;
wire [31 : 0] tlb_m_lruBit_rl$D_IN;
wire tlb_m_lruBit_rl$EN;
// register tlb_m_randIdx
reg [4 : 0] tlb_m_randIdx;
wire [4 : 0] tlb_m_randIdx$D_IN;
wire tlb_m_randIdx$EN;
// register tlb_m_updRepIdx_rl
reg [5 : 0] tlb_m_updRepIdx_rl;
wire [5 : 0] tlb_m_updRepIdx_rl$D_IN;
wire tlb_m_updRepIdx_rl$EN;
// register tlb_m_validVec_0
reg tlb_m_validVec_0;
wire tlb_m_validVec_0$D_IN, tlb_m_validVec_0$EN;
// register tlb_m_validVec_1
reg tlb_m_validVec_1;
wire tlb_m_validVec_1$D_IN, tlb_m_validVec_1$EN;
// register tlb_m_validVec_10
reg tlb_m_validVec_10;
wire tlb_m_validVec_10$D_IN, tlb_m_validVec_10$EN;
// register tlb_m_validVec_11
reg tlb_m_validVec_11;
wire tlb_m_validVec_11$D_IN, tlb_m_validVec_11$EN;
// register tlb_m_validVec_12
reg tlb_m_validVec_12;
wire tlb_m_validVec_12$D_IN, tlb_m_validVec_12$EN;
// register tlb_m_validVec_13
reg tlb_m_validVec_13;
wire tlb_m_validVec_13$D_IN, tlb_m_validVec_13$EN;
// register tlb_m_validVec_14
reg tlb_m_validVec_14;
wire tlb_m_validVec_14$D_IN, tlb_m_validVec_14$EN;
// register tlb_m_validVec_15
reg tlb_m_validVec_15;
wire tlb_m_validVec_15$D_IN, tlb_m_validVec_15$EN;
// register tlb_m_validVec_16
reg tlb_m_validVec_16;
wire tlb_m_validVec_16$D_IN, tlb_m_validVec_16$EN;
// register tlb_m_validVec_17
reg tlb_m_validVec_17;
wire tlb_m_validVec_17$D_IN, tlb_m_validVec_17$EN;
// register tlb_m_validVec_18
reg tlb_m_validVec_18;
wire tlb_m_validVec_18$D_IN, tlb_m_validVec_18$EN;
// register tlb_m_validVec_19
reg tlb_m_validVec_19;
wire tlb_m_validVec_19$D_IN, tlb_m_validVec_19$EN;
// register tlb_m_validVec_2
reg tlb_m_validVec_2;
wire tlb_m_validVec_2$D_IN, tlb_m_validVec_2$EN;
// register tlb_m_validVec_20
reg tlb_m_validVec_20;
wire tlb_m_validVec_20$D_IN, tlb_m_validVec_20$EN;
// register tlb_m_validVec_21
reg tlb_m_validVec_21;
wire tlb_m_validVec_21$D_IN, tlb_m_validVec_21$EN;
// register tlb_m_validVec_22
reg tlb_m_validVec_22;
wire tlb_m_validVec_22$D_IN, tlb_m_validVec_22$EN;
// register tlb_m_validVec_23
reg tlb_m_validVec_23;
wire tlb_m_validVec_23$D_IN, tlb_m_validVec_23$EN;
// register tlb_m_validVec_24
reg tlb_m_validVec_24;
wire tlb_m_validVec_24$D_IN, tlb_m_validVec_24$EN;
// register tlb_m_validVec_25
reg tlb_m_validVec_25;
wire tlb_m_validVec_25$D_IN, tlb_m_validVec_25$EN;
// register tlb_m_validVec_26
reg tlb_m_validVec_26;
wire tlb_m_validVec_26$D_IN, tlb_m_validVec_26$EN;
// register tlb_m_validVec_27
reg tlb_m_validVec_27;
wire tlb_m_validVec_27$D_IN, tlb_m_validVec_27$EN;
// register tlb_m_validVec_28
reg tlb_m_validVec_28;
wire tlb_m_validVec_28$D_IN, tlb_m_validVec_28$EN;
// register tlb_m_validVec_29
reg tlb_m_validVec_29;
wire tlb_m_validVec_29$D_IN, tlb_m_validVec_29$EN;
// register tlb_m_validVec_3
reg tlb_m_validVec_3;
wire tlb_m_validVec_3$D_IN, tlb_m_validVec_3$EN;
// register tlb_m_validVec_30
reg tlb_m_validVec_30;
wire tlb_m_validVec_30$D_IN, tlb_m_validVec_30$EN;
// register tlb_m_validVec_31
reg tlb_m_validVec_31;
wire tlb_m_validVec_31$D_IN, tlb_m_validVec_31$EN;
// register tlb_m_validVec_4
reg tlb_m_validVec_4;
wire tlb_m_validVec_4$D_IN, tlb_m_validVec_4$EN;
// register tlb_m_validVec_5
reg tlb_m_validVec_5;
wire tlb_m_validVec_5$D_IN, tlb_m_validVec_5$EN;
// register tlb_m_validVec_6
reg tlb_m_validVec_6;
wire tlb_m_validVec_6$D_IN, tlb_m_validVec_6$EN;
// register tlb_m_validVec_7
reg tlb_m_validVec_7;
wire tlb_m_validVec_7$D_IN, tlb_m_validVec_7$EN;
// register tlb_m_validVec_8
reg tlb_m_validVec_8;
wire tlb_m_validVec_8$D_IN, tlb_m_validVec_8$EN;
// register tlb_m_validVec_9
reg tlb_m_validVec_9;
wire tlb_m_validVec_9$D_IN, tlb_m_validVec_9$EN;
// register vm_info
reg [48 : 0] vm_info;
wire [48 : 0] vm_info$D_IN;
wire vm_info$EN;
// register waitFlushP
reg waitFlushP;
wire waitFlushP$D_IN, waitFlushP$EN;
// ports of submodule flushRqToPQ_clearReq_dummy2_0
wire flushRqToPQ_clearReq_dummy2_0$D_IN, flushRqToPQ_clearReq_dummy2_0$EN;
// ports of submodule flushRqToPQ_clearReq_dummy2_1
wire flushRqToPQ_clearReq_dummy2_1$D_IN,
flushRqToPQ_clearReq_dummy2_1$EN,
flushRqToPQ_clearReq_dummy2_1$Q_OUT;
// ports of submodule flushRqToPQ_deqReq_dummy2_0
wire flushRqToPQ_deqReq_dummy2_0$D_IN, flushRqToPQ_deqReq_dummy2_0$EN;
// ports of submodule flushRqToPQ_deqReq_dummy2_1
wire flushRqToPQ_deqReq_dummy2_1$D_IN, flushRqToPQ_deqReq_dummy2_1$EN;
// ports of submodule flushRqToPQ_deqReq_dummy2_2
wire flushRqToPQ_deqReq_dummy2_2$D_IN,
flushRqToPQ_deqReq_dummy2_2$EN,
flushRqToPQ_deqReq_dummy2_2$Q_OUT;
// ports of submodule flushRqToPQ_enqReq_dummy2_0
wire flushRqToPQ_enqReq_dummy2_0$D_IN, flushRqToPQ_enqReq_dummy2_0$EN;
// ports of submodule flushRqToPQ_enqReq_dummy2_1
wire flushRqToPQ_enqReq_dummy2_1$D_IN, flushRqToPQ_enqReq_dummy2_1$EN;
// ports of submodule flushRqToPQ_enqReq_dummy2_2
wire flushRqToPQ_enqReq_dummy2_2$D_IN,
flushRqToPQ_enqReq_dummy2_2$EN,
flushRqToPQ_enqReq_dummy2_2$Q_OUT;
// ports of submodule flushRsFromPQ_clearReq_dummy2_0
wire flushRsFromPQ_clearReq_dummy2_0$D_IN,
flushRsFromPQ_clearReq_dummy2_0$EN;
// ports of submodule flushRsFromPQ_clearReq_dummy2_1
wire flushRsFromPQ_clearReq_dummy2_1$D_IN,
flushRsFromPQ_clearReq_dummy2_1$EN,
flushRsFromPQ_clearReq_dummy2_1$Q_OUT;
// ports of submodule flushRsFromPQ_deqReq_dummy2_0
wire flushRsFromPQ_deqReq_dummy2_0$D_IN, flushRsFromPQ_deqReq_dummy2_0$EN;
// ports of submodule flushRsFromPQ_deqReq_dummy2_1
wire flushRsFromPQ_deqReq_dummy2_1$D_IN, flushRsFromPQ_deqReq_dummy2_1$EN;
// ports of submodule flushRsFromPQ_deqReq_dummy2_2
wire flushRsFromPQ_deqReq_dummy2_2$D_IN,
flushRsFromPQ_deqReq_dummy2_2$EN,
flushRsFromPQ_deqReq_dummy2_2$Q_OUT;
// ports of submodule flushRsFromPQ_enqReq_dummy2_0
wire flushRsFromPQ_enqReq_dummy2_0$D_IN, flushRsFromPQ_enqReq_dummy2_0$EN;
// ports of submodule flushRsFromPQ_enqReq_dummy2_1
wire flushRsFromPQ_enqReq_dummy2_1$D_IN, flushRsFromPQ_enqReq_dummy2_1$EN;
// ports of submodule flushRsFromPQ_enqReq_dummy2_2
wire flushRsFromPQ_enqReq_dummy2_2$D_IN,
flushRsFromPQ_enqReq_dummy2_2$EN,
flushRsFromPQ_enqReq_dummy2_2$Q_OUT;
// ports of submodule hitQ_clearReq_dummy2_0
wire hitQ_clearReq_dummy2_0$D_IN, hitQ_clearReq_dummy2_0$EN;
// ports of submodule hitQ_clearReq_dummy2_1
wire hitQ_clearReq_dummy2_1$D_IN,
hitQ_clearReq_dummy2_1$EN,
hitQ_clearReq_dummy2_1$Q_OUT;
// ports of submodule hitQ_deqReq_dummy2_0
wire hitQ_deqReq_dummy2_0$D_IN, hitQ_deqReq_dummy2_0$EN;
// ports of submodule hitQ_deqReq_dummy2_1
wire hitQ_deqReq_dummy2_1$D_IN, hitQ_deqReq_dummy2_1$EN;
// ports of submodule hitQ_deqReq_dummy2_2
wire hitQ_deqReq_dummy2_2$D_IN,
hitQ_deqReq_dummy2_2$EN,
hitQ_deqReq_dummy2_2$Q_OUT;
// ports of submodule hitQ_enqReq_dummy2_0
wire hitQ_enqReq_dummy2_0$D_IN, hitQ_enqReq_dummy2_0$EN;
// ports of submodule hitQ_enqReq_dummy2_1
wire hitQ_enqReq_dummy2_1$D_IN, hitQ_enqReq_dummy2_1$EN;
// ports of submodule hitQ_enqReq_dummy2_2
wire hitQ_enqReq_dummy2_2$D_IN,
hitQ_enqReq_dummy2_2$EN,
hitQ_enqReq_dummy2_2$Q_OUT;
// ports of submodule perfReqQ_clearReq_dummy2_0
wire perfReqQ_clearReq_dummy2_0$D_IN, perfReqQ_clearReq_dummy2_0$EN;
// ports of submodule perfReqQ_clearReq_dummy2_1
wire perfReqQ_clearReq_dummy2_1$D_IN,
perfReqQ_clearReq_dummy2_1$EN,
perfReqQ_clearReq_dummy2_1$Q_OUT;
// ports of submodule perfReqQ_deqReq_dummy2_0
wire perfReqQ_deqReq_dummy2_0$D_IN, perfReqQ_deqReq_dummy2_0$EN;
// ports of submodule perfReqQ_deqReq_dummy2_1
wire perfReqQ_deqReq_dummy2_1$D_IN, perfReqQ_deqReq_dummy2_1$EN;
// ports of submodule perfReqQ_deqReq_dummy2_2
wire perfReqQ_deqReq_dummy2_2$D_IN,
perfReqQ_deqReq_dummy2_2$EN,
perfReqQ_deqReq_dummy2_2$Q_OUT;
// ports of submodule perfReqQ_enqReq_dummy2_0
wire perfReqQ_enqReq_dummy2_0$D_IN, perfReqQ_enqReq_dummy2_0$EN;
// ports of submodule perfReqQ_enqReq_dummy2_1
wire perfReqQ_enqReq_dummy2_1$D_IN, perfReqQ_enqReq_dummy2_1$EN;
// ports of submodule perfReqQ_enqReq_dummy2_2
wire perfReqQ_enqReq_dummy2_2$D_IN,
perfReqQ_enqReq_dummy2_2$EN,
perfReqQ_enqReq_dummy2_2$Q_OUT;
// ports of submodule rqToPQ_clearReq_dummy2_0
wire rqToPQ_clearReq_dummy2_0$D_IN, rqToPQ_clearReq_dummy2_0$EN;
// ports of submodule rqToPQ_clearReq_dummy2_1
wire rqToPQ_clearReq_dummy2_1$D_IN,
rqToPQ_clearReq_dummy2_1$EN,
rqToPQ_clearReq_dummy2_1$Q_OUT;
// ports of submodule rqToPQ_deqReq_dummy2_0
wire rqToPQ_deqReq_dummy2_0$D_IN, rqToPQ_deqReq_dummy2_0$EN;
// ports of submodule rqToPQ_deqReq_dummy2_1
wire rqToPQ_deqReq_dummy2_1$D_IN, rqToPQ_deqReq_dummy2_1$EN;
// ports of submodule rqToPQ_deqReq_dummy2_2
wire rqToPQ_deqReq_dummy2_2$D_IN,
rqToPQ_deqReq_dummy2_2$EN,
rqToPQ_deqReq_dummy2_2$Q_OUT;
// ports of submodule rqToPQ_enqReq_dummy2_0
wire rqToPQ_enqReq_dummy2_0$D_IN, rqToPQ_enqReq_dummy2_0$EN;
// ports of submodule rqToPQ_enqReq_dummy2_1
wire rqToPQ_enqReq_dummy2_1$D_IN, rqToPQ_enqReq_dummy2_1$EN;
// ports of submodule rqToPQ_enqReq_dummy2_2
wire rqToPQ_enqReq_dummy2_2$D_IN,
rqToPQ_enqReq_dummy2_2$EN,
rqToPQ_enqReq_dummy2_2$Q_OUT;
// ports of submodule rsFromPQ_clearReq_dummy2_0
wire rsFromPQ_clearReq_dummy2_0$D_IN, rsFromPQ_clearReq_dummy2_0$EN;
// ports of submodule rsFromPQ_clearReq_dummy2_1
wire rsFromPQ_clearReq_dummy2_1$D_IN,
rsFromPQ_clearReq_dummy2_1$EN,
rsFromPQ_clearReq_dummy2_1$Q_OUT;
// ports of submodule rsFromPQ_deqReq_dummy2_0
wire rsFromPQ_deqReq_dummy2_0$D_IN, rsFromPQ_deqReq_dummy2_0$EN;
// ports of submodule rsFromPQ_deqReq_dummy2_1
wire rsFromPQ_deqReq_dummy2_1$D_IN, rsFromPQ_deqReq_dummy2_1$EN;
// ports of submodule rsFromPQ_deqReq_dummy2_2
wire rsFromPQ_deqReq_dummy2_2$D_IN,
rsFromPQ_deqReq_dummy2_2$EN,
rsFromPQ_deqReq_dummy2_2$Q_OUT;
// ports of submodule rsFromPQ_enqReq_dummy2_0
wire rsFromPQ_enqReq_dummy2_0$D_IN, rsFromPQ_enqReq_dummy2_0$EN;
// ports of submodule rsFromPQ_enqReq_dummy2_1
wire rsFromPQ_enqReq_dummy2_1$D_IN, rsFromPQ_enqReq_dummy2_1$EN;
// ports of submodule rsFromPQ_enqReq_dummy2_2
wire rsFromPQ_enqReq_dummy2_2$D_IN,
rsFromPQ_enqReq_dummy2_2$EN,
rsFromPQ_enqReq_dummy2_2$Q_OUT;
// ports of submodule tlb_m_lruBit_dummy2_0
wire tlb_m_lruBit_dummy2_0$D_IN,
tlb_m_lruBit_dummy2_0$EN,
tlb_m_lruBit_dummy2_0$Q_OUT;
// ports of submodule tlb_m_lruBit_dummy2_1
wire tlb_m_lruBit_dummy2_1$D_IN,
tlb_m_lruBit_dummy2_1$EN,
tlb_m_lruBit_dummy2_1$Q_OUT;
// ports of submodule tlb_m_updRepIdx_dummy2_0
wire tlb_m_updRepIdx_dummy2_0$D_IN,
tlb_m_updRepIdx_dummy2_0$EN,
tlb_m_updRepIdx_dummy2_0$Q_OUT;
// ports of submodule tlb_m_updRepIdx_dummy2_1
wire tlb_m_updRepIdx_dummy2_1$D_IN,
tlb_m_updRepIdx_dummy2_1$EN,
tlb_m_updRepIdx_dummy2_1$Q_OUT;
// rule scheduling signals
wire CAN_FIRE_RL_doFinishFlush,
CAN_FIRE_RL_doRsFromP,
CAN_FIRE_RL_doStartFlush,
CAN_FIRE_RL_flushRqToPQ_canonicalize,
CAN_FIRE_RL_flushRqToPQ_clearReq_canon,
CAN_FIRE_RL_flushRqToPQ_deqReq_canon,
CAN_FIRE_RL_flushRqToPQ_enqReq_canon,
CAN_FIRE_RL_flushRsFromPQ_canonicalize,
CAN_FIRE_RL_flushRsFromPQ_clearReq_canon,
CAN_FIRE_RL_flushRsFromPQ_deqReq_canon,
CAN_FIRE_RL_flushRsFromPQ_enqReq_canon,
CAN_FIRE_RL_hitQ_canonicalize,
CAN_FIRE_RL_hitQ_clearReq_canon,
CAN_FIRE_RL_hitQ_deqReq_canon,
CAN_FIRE_RL_hitQ_enqReq_canon,
CAN_FIRE_RL_perfReqQ_canonicalize,
CAN_FIRE_RL_perfReqQ_clearReq_canon,
CAN_FIRE_RL_perfReqQ_deqReq_canon,
CAN_FIRE_RL_perfReqQ_enqReq_canon,
CAN_FIRE_RL_rqToPQ_canonicalize,
CAN_FIRE_RL_rqToPQ_clearReq_canon,
CAN_FIRE_RL_rqToPQ_deqReq_canon,
CAN_FIRE_RL_rqToPQ_enqReq_canon,
CAN_FIRE_RL_rsFromPQ_canonicalize,
CAN_FIRE_RL_rsFromPQ_clearReq_canon,
CAN_FIRE_RL_rsFromPQ_deqReq_canon,
CAN_FIRE_RL_rsFromPQ_enqReq_canon,
CAN_FIRE_RL_set_no_pending,
CAN_FIRE_RL_tlb_m_doUpdateRep,
CAN_FIRE_RL_tlb_m_incRandIdx,
CAN_FIRE_RL_tlb_m_lruBit_canon,
CAN_FIRE_RL_tlb_m_updRepIdx_canon,
CAN_FIRE_flush,
CAN_FIRE_perf_req,
CAN_FIRE_perf_resp,
CAN_FIRE_perf_setStatus,
CAN_FIRE_toParent_flush_request_get,
CAN_FIRE_toParent_flush_response_put,
CAN_FIRE_toParent_rqToP_deq,
CAN_FIRE_toParent_rsFromP_enq,
CAN_FIRE_to_proc_request_put,
CAN_FIRE_to_proc_response_get,
CAN_FIRE_updateVMInfo,
WILL_FIRE_RL_doFinishFlush,
WILL_FIRE_RL_doRsFromP,
WILL_FIRE_RL_doStartFlush,
WILL_FIRE_RL_flushRqToPQ_canonicalize,
WILL_FIRE_RL_flushRqToPQ_clearReq_canon,
WILL_FIRE_RL_flushRqToPQ_deqReq_canon,
WILL_FIRE_RL_flushRqToPQ_enqReq_canon,
WILL_FIRE_RL_flushRsFromPQ_canonicalize,
WILL_FIRE_RL_flushRsFromPQ_clearReq_canon,
WILL_FIRE_RL_flushRsFromPQ_deqReq_canon,
WILL_FIRE_RL_flushRsFromPQ_enqReq_canon,
WILL_FIRE_RL_hitQ_canonicalize,
WILL_FIRE_RL_hitQ_clearReq_canon,
WILL_FIRE_RL_hitQ_deqReq_canon,
WILL_FIRE_RL_hitQ_enqReq_canon,
WILL_FIRE_RL_perfReqQ_canonicalize,
WILL_FIRE_RL_perfReqQ_clearReq_canon,
WILL_FIRE_RL_perfReqQ_deqReq_canon,
WILL_FIRE_RL_perfReqQ_enqReq_canon,
WILL_FIRE_RL_rqToPQ_canonicalize,
WILL_FIRE_RL_rqToPQ_clearReq_canon,
WILL_FIRE_RL_rqToPQ_deqReq_canon,
WILL_FIRE_RL_rqToPQ_enqReq_canon,
WILL_FIRE_RL_rsFromPQ_canonicalize,
WILL_FIRE_RL_rsFromPQ_clearReq_canon,
WILL_FIRE_RL_rsFromPQ_deqReq_canon,
WILL_FIRE_RL_rsFromPQ_enqReq_canon,
WILL_FIRE_RL_set_no_pending,
WILL_FIRE_RL_tlb_m_doUpdateRep,
WILL_FIRE_RL_tlb_m_incRandIdx,
WILL_FIRE_RL_tlb_m_lruBit_canon,
WILL_FIRE_RL_tlb_m_updRepIdx_canon,
WILL_FIRE_flush,
WILL_FIRE_perf_req,
WILL_FIRE_perf_resp,
WILL_FIRE_perf_setStatus,
WILL_FIRE_toParent_flush_request_get,
WILL_FIRE_toParent_flush_response_put,
WILL_FIRE_toParent_rqToP_deq,
WILL_FIRE_toParent_rsFromP_enq,
WILL_FIRE_to_proc_request_put,
WILL_FIRE_to_proc_response_get,
WILL_FIRE_updateVMInfo;
// inputs to muxes for submodule ports
wire [69 : 0] MUX_hitQ_enqReq_lat_0$wset_1__VAL_1,
MUX_hitQ_enqReq_lat_0$wset_1__VAL_2;
wire [64 : 0] MUX_miss$write_1__VAL_1;
wire [31 : 0] MUX_tlb_m_lruBit_lat_0$wset_1__VAL_1;
wire [5 : 0] MUX_tlb_m_updRepIdx_lat_1$wset_1__VAL_1,
MUX_tlb_m_updRepIdx_lat_1$wset_1__VAL_2;
wire MUX_hitQ_enqReq_dummy2_0$write_1__SEL_1,
MUX_miss$write_1__SEL_1,
MUX_tlb_m_updRepIdx_dummy2_1$write_1__SEL_1,
MUX_tlb_m_updRepIdx_dummy_1_0$wset_1__VAL_1,
MUX_tlb_m_validVec_0$write_1__SEL_1,
MUX_tlb_m_validVec_1$write_1__SEL_1,
MUX_tlb_m_validVec_10$write_1__SEL_1,
MUX_tlb_m_validVec_11$write_1__SEL_1,
MUX_tlb_m_validVec_12$write_1__SEL_1,
MUX_tlb_m_validVec_13$write_1__SEL_1,
MUX_tlb_m_validVec_14$write_1__SEL_1,
MUX_tlb_m_validVec_15$write_1__SEL_1,
MUX_tlb_m_validVec_16$write_1__SEL_1,
MUX_tlb_m_validVec_17$write_1__SEL_1,
MUX_tlb_m_validVec_18$write_1__SEL_1,
MUX_tlb_m_validVec_19$write_1__SEL_1,
MUX_tlb_m_validVec_2$write_1__SEL_1,
MUX_tlb_m_validVec_20$write_1__SEL_1,
MUX_tlb_m_validVec_21$write_1__SEL_1,
MUX_tlb_m_validVec_22$write_1__SEL_1,
MUX_tlb_m_validVec_23$write_1__SEL_1,
MUX_tlb_m_validVec_24$write_1__SEL_1,
MUX_tlb_m_validVec_25$write_1__SEL_1,
MUX_tlb_m_validVec_26$write_1__SEL_1,
MUX_tlb_m_validVec_27$write_1__SEL_1,
MUX_tlb_m_validVec_28$write_1__SEL_1,
MUX_tlb_m_validVec_29$write_1__SEL_1,
MUX_tlb_m_validVec_3$write_1__SEL_1,
MUX_tlb_m_validVec_30$write_1__SEL_1,
MUX_tlb_m_validVec_31$write_1__SEL_1,
MUX_tlb_m_validVec_4$write_1__SEL_1,
MUX_tlb_m_validVec_5$write_1__SEL_1,
MUX_tlb_m_validVec_6$write_1__SEL_1,
MUX_tlb_m_validVec_7$write_1__SEL_1,
MUX_tlb_m_validVec_8$write_1__SEL_1,
MUX_tlb_m_validVec_9$write_1__SEL_1,
MUX_waitFlushP$write_1__SEL_1;
// remaining internal signals
reg [63 : 0] x__h101522;
reg [55 : 0] x__h101169, x__h91177;
reg [43 : 0] SEL_ARR_rsFromPQ_data_0_69_BITS_52_TO_9_01_rsF_ETC___d804,
ppn__h101165;
reg [26 : 0] CASE_tlb_m_entryVec_0_BITS_1_TO_0_0_to_proc_re_ETC__q3,
CASE_tlb_m_entryVec_10_BITS_1_TO_0_0_to_proc_r_ETC__q11,
CASE_tlb_m_entryVec_11_BITS_1_TO_0_0_to_proc_r_ETC__q12,
CASE_tlb_m_entryVec_12_BITS_1_TO_0_0_to_proc_r_ETC__q13,
CASE_tlb_m_entryVec_13_BITS_1_TO_0_0_to_proc_r_ETC__q14,
CASE_tlb_m_entryVec_14_BITS_1_TO_0_0_to_proc_r_ETC__q15,
CASE_tlb_m_entryVec_15_BITS_1_TO_0_0_to_proc_r_ETC__q16,
CASE_tlb_m_entryVec_16_BITS_1_TO_0_0_to_proc_r_ETC__q17,
CASE_tlb_m_entryVec_17_BITS_1_TO_0_0_to_proc_r_ETC__q18,
CASE_tlb_m_entryVec_18_BITS_1_TO_0_0_to_proc_r_ETC__q19,
CASE_tlb_m_entryVec_19_BITS_1_TO_0_0_to_proc_r_ETC__q20,
CASE_tlb_m_entryVec_1_BITS_1_TO_0_0_to_proc_re_ETC__q1,
CASE_tlb_m_entryVec_20_BITS_1_TO_0_0_to_proc_r_ETC__q21,
CASE_tlb_m_entryVec_21_BITS_1_TO_0_0_to_proc_r_ETC__q22,
CASE_tlb_m_entryVec_22_BITS_1_TO_0_0_to_proc_r_ETC__q23,
CASE_tlb_m_entryVec_23_BITS_1_TO_0_0_to_proc_r_ETC__q24,
CASE_tlb_m_entryVec_24_BITS_1_TO_0_0_to_proc_r_ETC__q25,
CASE_tlb_m_entryVec_25_BITS_1_TO_0_0_to_proc_r_ETC__q26,
CASE_tlb_m_entryVec_26_BITS_1_TO_0_0_to_proc_r_ETC__q27,
CASE_tlb_m_entryVec_27_BITS_1_TO_0_0_to_proc_r_ETC__q28,
CASE_tlb_m_entryVec_28_BITS_1_TO_0_0_to_proc_r_ETC__q29,
CASE_tlb_m_entryVec_29_BITS_1_TO_0_0_to_proc_r_ETC__q30,
CASE_tlb_m_entryVec_2_BITS_1_TO_0_0_to_proc_re_ETC__q2,
CASE_tlb_m_entryVec_30_BITS_1_TO_0_0_to_proc_r_ETC__q31,
CASE_tlb_m_entryVec_31_BITS_1_TO_0_0_to_proc_r_ETC__q32,
CASE_tlb_m_entryVec_3_BITS_1_TO_0_0_to_proc_re_ETC__q4,
CASE_tlb_m_entryVec_4_BITS_1_TO_0_0_to_proc_re_ETC__q5,
CASE_tlb_m_entryVec_5_BITS_1_TO_0_0_to_proc_re_ETC__q6,
CASE_tlb_m_entryVec_6_BITS_1_TO_0_0_to_proc_re_ETC__q7,
CASE_tlb_m_entryVec_7_BITS_1_TO_0_0_to_proc_re_ETC__q8,
CASE_tlb_m_entryVec_8_BITS_1_TO_0_0_to_proc_re_ETC__q9,
CASE_tlb_m_entryVec_9_BITS_1_TO_0_0_to_proc_re_ETC__q10,
SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194;
reg [3 : 0] CASE_IF_hitQ_enqReq_lat_0_whas__4_THEN_IF_hitQ_ETC__q53,
CASE_hitQ_enqReq_lat_0wget_BITS_3_TO_0_0_hitQ_ETC__q51,
CASE_hitQ_enqReq_rl_BITS_3_TO_0_0_hitQ_enqReq__ETC__q52,
IF_hitQ_data_0_463_BITS_3_TO_0_476_EQ_0_477_OR_ETC___d2502,
IF_hitQ_data_1_465_BITS_3_TO_0_504_EQ_0_505_OR_ETC___d2530;
reg [1 : 0] level__h59265, level__h96163;
reg CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q36,
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q37,
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q38,
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q39,
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q40,
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q41,
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q42,
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q43,
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q44,
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q45,
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q46,
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q47,
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q48,
CASE_hitQ_deqP_0_NOT_hitQ_data_0_BIT_4_1_NOT_h_ETC__q49,
CASE_rsFromPQ_deqP_0_rsFromPQ_data_0_BIT_2_1_r_ETC__q34,
CASE_rsFromPQ_deqP_0_rsFromPQ_data_0_BIT_4_1_r_ETC__q33,
CASE_rsFromPQ_deqP_0_rsFromPQ_data_0_BIT_8_1_r_ETC__q35,
CASE_tlb_m_randIdx_0_IF_tlb_m_lruBit_dummy2_1__ETC__q50,
SEL_ARR_NOT_rsFromPQ_data_0_69_BIT_2_20_21_NOT_ETC___d825,
SEL_ARR_NOT_rsFromPQ_data_0_69_BIT_4_81_82_NOT_ETC___d786,
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_2_358_359_ETC___d2423,
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_175_ETC___d2239,
SEL_ARR_rsFromPQ_data_0_69_BIT_3_16_rsFromPQ_d_ETC___d819,
SEL_ARR_rsFromPQ_data_0_69_BIT_5_87_rsFromPQ_d_ETC___d790,
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205,
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d779,
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774,
SEL_ARR_tlb_m_entryVec_0_189_BIT_3_323_tlb_m_e_ETC___d2356,
SEL_ARR_tlb_m_entryVec_0_189_BIT_5_241_tlb_m_e_ETC___d2274,
SEL_ARR_tlb_m_entryVec_0_189_BIT_7_109_tlb_m_e_ETC___d2173;
wire [68 : 0] IF_vm_info_91_BIT_46_27_THEN_IF_SEL_ARR_tlb_m__ETC___d2447;
wire [63 : 0] x__h101161, x__h13374, x__h91169;
wire [31 : 0] IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032,
IF_tlb_m_lruBit_lat_0_whas_THEN_tlb_m_lruBit_l_ETC___d6,
upd__h71677,
val__h6682,
val__h6683,
x__h6757;
wire [8 : 0] SEL_ARR_rsFromPQ_data_0_69_BIT_8_709_rsFromPQ__ETC___d1720;
wire [4 : 0] IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2143,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2145,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2147,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2149,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2151,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2153,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2155,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2157,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2159,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2161,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2163,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2165,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2167,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2169,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2171,
IF_tlb_m_updRepIdx_lat_1_whas_THEN_tlb_m_updRe_ETC___d27,
IF_tlb_m_validVec_0_79_AND_tlb_m_validVec_1_81_ETC___d1027,
IF_tlb_m_validVec_0_79_AND_tlb_m_validVec_1_81_ETC___d1028,
IF_tlb_m_validVec_12_13_AND_tlb_m_validVec_13__ETC___d1017,
IF_tlb_m_validVec_16_26_AND_tlb_m_validVec_17__ETC___d1012,
IF_tlb_m_validVec_16_26_AND_tlb_m_validVec_17__ETC___d1013,
IF_tlb_m_validVec_20_37_AND_tlb_m_validVec_21__ETC___d1009,
IF_tlb_m_validVec_24_49_AND_tlb_m_validVec_25__ETC___d1005,
IF_tlb_m_validVec_24_49_AND_tlb_m_validVec_25__ETC___d1006,
IF_tlb_m_validVec_28_60_AND_tlb_m_validVec_29__ETC___d1002,
IF_tlb_m_validVec_4_90_AND_tlb_m_validVec_5_92_ETC___d1024,
IF_tlb_m_validVec_8_02_AND_tlb_m_validVec_9_04_ETC___d1020,
IF_tlb_m_validVec_8_02_AND_tlb_m_validVec_9_04_ETC___d1021,
addIdx__h76281,
addIdx__h81131,
idx__h96149,
v__h66071,
v__h70888,
v__h72444;
wire [3 : 0] IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2583,
IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2584,
IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2585,
IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2586,
IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2587,
IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2588,
IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2589,
IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2590,
IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2591,
IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2592,
IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2593,
IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2594,
IF_hitQ_enqReq_lat_0_whas__4_THEN_IF_hitQ_enqR_ETC___d307,
SEL_ARR_rsFromPQ_data_0_69_BIT_5_87_rsFromPQ_d_ETC___d1718;
wire IF_IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_ETC___d2426,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2077,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2078,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2079,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2080,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2081,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2082,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2083,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2084,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2085,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2086,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2087,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2088,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2089,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2090,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2091,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2092,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2093,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2094,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2095,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2096,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2097,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2098,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2099,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2100,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2101,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2102,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2103,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2104,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2105,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2106,
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2107,
IF_hitQ_deqReq_dummy2_2_read__33_AND_IF_hitQ_d_ETC___d241,
IF_hitQ_deqReq_lat_1_whas__04_THEN_hitQ_deqReq_ETC___d210,
IF_hitQ_enqReq_lat_1_whas__1_THEN_NOT_hitQ_enq_ETC___d67,
IF_hitQ_enqReq_lat_1_whas__1_THEN_hitQ_enqReq__ETC___d60,
IF_perfReqQ_enqReq_lat_1_whas__78_THEN_perfReq_ETC___d687,
IF_rqToPQ_deqReq_dummy2_2_read__02_AND_IF_rqTo_ETC___d410,
IF_rqToPQ_deqReq_lat_1_whas__73_THEN_rqToPQ_de_ETC___d379,
IF_rqToPQ_enqReq_lat_1_whas__44_THEN_rqToPQ_en_ETC___d353,
IF_rsFromPQ_deqReq_dummy2_2_read__15_AND_IF_rs_ETC___d523,
IF_rsFromPQ_deqReq_lat_1_whas__86_THEN_rsFromP_ETC___d492,
IF_rsFromPQ_enqReq_lat_1_whas__41_THEN_NOT_rsF_ETC___d457,
IF_rsFromPQ_enqReq_lat_1_whas__41_THEN_rsFromP_ETC___d450,
IF_tlb_m_entryVec_10_327_BITS_1_TO_0_331_EQ_0__ETC___d1835,
IF_tlb_m_entryVec_11_340_BITS_1_TO_0_344_EQ_0__ETC___d1845,
IF_tlb_m_entryVec_12_353_BITS_1_TO_0_357_EQ_0__ETC___d1855,
IF_tlb_m_entryVec_13_366_BITS_1_TO_0_370_EQ_0__ETC___d1865,
IF_tlb_m_entryVec_14_379_BITS_1_TO_0_383_EQ_0__ETC___d1875,
IF_tlb_m_entryVec_15_392_BITS_1_TO_0_396_EQ_0__ETC___d1885,
IF_tlb_m_entryVec_16_405_BITS_1_TO_0_409_EQ_0__ETC___d1895,
IF_tlb_m_entryVec_17_418_BITS_1_TO_0_422_EQ_0__ETC___d1905,
IF_tlb_m_entryVec_18_431_BITS_1_TO_0_435_EQ_0__ETC___d1915,
IF_tlb_m_entryVec_19_444_BITS_1_TO_0_448_EQ_0__ETC___d1925,
IF_tlb_m_entryVec_1_210_BITS_1_TO_0_214_EQ_0_7_ETC___d1745,
IF_tlb_m_entryVec_20_457_BITS_1_TO_0_461_EQ_0__ETC___d1935,
IF_tlb_m_entryVec_21_470_BITS_1_TO_0_474_EQ_0__ETC___d1945,
IF_tlb_m_entryVec_22_483_BITS_1_TO_0_487_EQ_0__ETC___d1955,
IF_tlb_m_entryVec_23_496_BITS_1_TO_0_500_EQ_0__ETC___d1965,
IF_tlb_m_entryVec_24_509_BITS_1_TO_0_513_EQ_0__ETC___d1975,
IF_tlb_m_entryVec_25_522_BITS_1_TO_0_526_EQ_0__ETC___d1985,
IF_tlb_m_entryVec_26_535_BITS_1_TO_0_539_EQ_0__ETC___d1995,
IF_tlb_m_entryVec_27_548_BITS_1_TO_0_552_EQ_0__ETC___d2005,
IF_tlb_m_entryVec_28_561_BITS_1_TO_0_565_EQ_0__ETC___d2015,
IF_tlb_m_entryVec_29_574_BITS_1_TO_0_578_EQ_0__ETC___d2025,
IF_tlb_m_entryVec_2_223_BITS_1_TO_0_227_EQ_0_7_ETC___d1755,
IF_tlb_m_entryVec_30_587_BITS_1_TO_0_591_EQ_0__ETC___d2035,
IF_tlb_m_entryVec_31_600_BITS_1_TO_0_604_EQ_0__ETC___d2045,
IF_tlb_m_entryVec_3_236_BITS_1_TO_0_240_EQ_0_7_ETC___d1765,
IF_tlb_m_entryVec_4_249_BITS_1_TO_0_253_EQ_0_7_ETC___d1775,
IF_tlb_m_entryVec_5_262_BITS_1_TO_0_266_EQ_0_7_ETC___d1785,
IF_tlb_m_entryVec_6_275_BITS_1_TO_0_279_EQ_0_7_ETC___d1795,
IF_tlb_m_entryVec_7_288_BITS_1_TO_0_292_EQ_0_7_ETC___d1805,
IF_tlb_m_entryVec_8_301_BITS_1_TO_0_305_EQ_0_8_ETC___d1815,
IF_tlb_m_entryVec_9_314_BITS_1_TO_0_318_EQ_0_8_ETC___d1825,
IF_tlb_m_updRepIdx_lat_1_whas_THEN_tlb_m_updRe_ETC___d17,
NOT_SEL_ARR_NOT_rsFromPQ_data_0_69_BIT_4_81_82_ETC___d859,
NOT_SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_ETC___d2430,
NOT_SEL_ARR_rsFromPQ_data_0_69_BITS_1_TO_0_94__ETC___d830,
NOT_SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFro_ETC___d841,
NOT_flushRqToPQ_enqReq_dummy2_2_read__88_03_OR_ETC___d613,
NOT_flushRsFromPQ_enqReq_dummy2_2_read__48_63__ETC___d673,
NOT_hitQ_clearReq_dummy2_1_read__19_20_OR_IF_h_ETC___d224,
NOT_hitQ_enqReq_dummy2_2_read__25_55_OR_IF_hit_ETC___d259,
NOT_perfReqQ_clearReq_dummy2_1_read__22_23_OR__ETC___d727,
NOT_perfReqQ_enqReq_dummy2_2_read__28_43_OR_IF_ETC___d748,
NOT_rqToPQ_clearReq_dummy2_1_read__88_89_OR_IF_ETC___d393,
NOT_rqToPQ_enqReq_dummy2_2_read__94_24_OR_IF_r_ETC___d428,
NOT_rsFromPQ_clearReq_dummy2_1_read__01_02_OR__ETC___d506,
NOT_rsFromPQ_enqReq_dummy2_2_read__07_37_OR_IF_ETC___d541,
NOT_tlb_m_updRepIdx_dummy2_1_read__5_37_OR_IF__ETC___d838,
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1738,
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1758,
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1778,
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1798,
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1818,
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1838,
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1858,
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1878,
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1898,
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1918,
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1938,
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1958,
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1978,
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1998,
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d2018,
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d2038,
NOT_tlb_m_validVec_0_79_80_OR_NOT_tlb_m_validV_ETC___d901,
NOT_tlb_m_validVec_11_09_10_OR_NOT_tlb_m_entry_ETC___d1632,
NOT_tlb_m_validVec_13_15_16_OR_NOT_tlb_m_entry_ETC___d1630,
NOT_tlb_m_validVec_15_20_21_OR_NOT_tlb_m_entry_ETC___d1628,
NOT_tlb_m_validVec_16_26_27_OR_NOT_tlb_m_valid_ETC___d948,
NOT_tlb_m_validVec_17_28_29_OR_NOT_tlb_m_entry_ETC___d1626,
NOT_tlb_m_validVec_19_33_34_OR_NOT_tlb_m_entry_ETC___d1624,
NOT_tlb_m_validVec_1_81_82_OR_NOT_tlb_m_entryV_ETC___d1642,
NOT_tlb_m_validVec_21_39_40_OR_NOT_tlb_m_entry_ETC___d1622,
NOT_tlb_m_validVec_23_44_45_OR_NOT_tlb_m_entry_ETC___d1620,
NOT_tlb_m_validVec_24_49_50_OR_NOT_tlb_m_valid_ETC___d971,
NOT_tlb_m_validVec_25_51_52_OR_NOT_tlb_m_entry_ETC___d1618,
NOT_tlb_m_validVec_27_56_57_OR_NOT_tlb_m_entry_ETC___d1616,
NOT_tlb_m_validVec_29_62_63_OR_NOT_tlb_m_entry_ETC___d1614,
NOT_tlb_m_validVec_3_86_87_OR_NOT_tlb_m_entryV_ETC___d1640,
NOT_tlb_m_validVec_5_92_93_OR_NOT_tlb_m_entryV_ETC___d1638,
NOT_tlb_m_validVec_7_97_98_OR_NOT_tlb_m_entryV_ETC___d1636,
NOT_tlb_m_validVec_8_02_03_OR_NOT_tlb_m_validV_ETC___d924,
NOT_tlb_m_validVec_9_04_05_OR_NOT_tlb_m_entryV_ETC___d1634,
SEL_ARR_NOT_rsFromPQ_data_0_69_BIT_4_81_82_NOT_ETC___d835,
SEL_ARR_rsFromPQ_data_0_69_BITS_1_TO_0_94_rsFr_ETC___d854,
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644,
_theResult_____2__h14398,
_theResult_____2__h21993,
_theResult_____2__h30567,
flushRqToPQ_enqReq_dummy2_2_read__88_AND_IF_fl_ETC___d600,
flushRsFromPQ_enqReq_dummy2_2_read__48_AND_IF__ETC___d660,
hitQ_enqReq_dummy2_2_read__25_AND_IF_hitQ_enqR_ETC___d251,
next_deqP___1__h14717,
next_deqP___1__h22312,
next_deqP___1__h30886,
perfReqQ_enqReq_dummy2_2_read__28_AND_IF_perfR_ETC___d740,
rqToPQ_enqReq_dummy2_2_read__94_AND_IF_rqToPQ__ETC___d420,
rsFromPQ_enqReq_dummy2_2_read__07_AND_IF_rsFro_ETC___d533,
tlb_m_validVec_0_79_AND_tlb_m_validVec_1_81_74_ETC___d980,
tlb_m_validVec_16_26_AND_tlb_m_validVec_17_28__ETC___d995,
tlb_m_validVec_8_02_AND_tlb_m_validVec_9_04_81_ETC___d987,
v__h12972,
v__h13255,
v__h21489,
v__h21772,
v__h29393,
v__h29676,
vm_info_91_BIT_46_27_AND_IF_NOT_tlb_m_validVec_ETC___d2450,
vm_info_91_BIT_46_27_AND_NOT_tlb_m_validVec_0__ETC___d2455;
// value method flush_done
assign flush_done = !needFlush ;
assign RDY_flush_done = 1'd1 ;
// action method flush
assign RDY_flush = !needFlush ;
assign CAN_FIRE_flush = !needFlush ;
assign WILL_FIRE_flush = EN_flush ;
// action method updateVMInfo
assign RDY_updateVMInfo = 1'd1 ;
assign CAN_FIRE_updateVMInfo = 1'd1 ;
assign WILL_FIRE_updateVMInfo = EN_updateVMInfo ;
// value method noPendingReq
assign noPendingReq = !miss[64] ;
assign RDY_noPendingReq = 1'd1 ;
// action method to_proc_request_put
assign RDY_to_proc_request_put =
!needFlush && !miss[64] && !hitQ_full && !rqToPQ_full &&
(!vm_info[46] ||
!CAN_FIRE_RL_doStartFlush &&
NOT_tlb_m_updRepIdx_dummy2_1_read__5_37_OR_IF__ETC___d838) ;
assign CAN_FIRE_to_proc_request_put = RDY_to_proc_request_put ;
assign WILL_FIRE_to_proc_request_put = EN_to_proc_request_put ;
// actionvalue method to_proc_response_get
assign to_proc_response_get =
{ x__h101522,
!CASE_hitQ_deqP_0_NOT_hitQ_data_0_BIT_4_1_NOT_h_ETC__q49,
IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2594 } ;
assign RDY_to_proc_response_get = !hitQ_empty ;
assign CAN_FIRE_to_proc_response_get = !hitQ_empty ;
assign WILL_FIRE_to_proc_response_get = EN_to_proc_response_get ;
// value method toParent_rqToP_notEmpty
assign toParent_rqToP_notEmpty = !rqToPQ_empty ;
assign RDY_toParent_rqToP_notEmpty = 1'd1 ;
// action method toParent_rqToP_deq
assign RDY_toParent_rqToP_deq = !rqToPQ_empty ;
assign CAN_FIRE_toParent_rqToP_deq = !rqToPQ_empty ;
assign WILL_FIRE_toParent_rqToP_deq = EN_toParent_rqToP_deq ;
// value method toParent_rqToP_first
always@(rqToPQ_deqP or rqToPQ_data_0 or rqToPQ_data_1)
begin
case (rqToPQ_deqP)
1'd0: toParent_rqToP_first = rqToPQ_data_0;
1'd1: toParent_rqToP_first = rqToPQ_data_1;
endcase
end
assign RDY_toParent_rqToP_first = !rqToPQ_empty ;
// value method toParent_rsFromP_notFull
assign toParent_rsFromP_notFull = !rsFromPQ_full ;
assign RDY_toParent_rsFromP_notFull = 1'd1 ;
// action method toParent_rsFromP_enq
assign RDY_toParent_rsFromP_enq = !rsFromPQ_full ;
assign CAN_FIRE_toParent_rsFromP_enq = !rsFromPQ_full ;
assign WILL_FIRE_toParent_rsFromP_enq = EN_toParent_rsFromP_enq ;
// action method toParent_flush_request_get
assign RDY_toParent_flush_request_get = !flushRqToPQ_empty ;
assign CAN_FIRE_toParent_flush_request_get = !flushRqToPQ_empty ;
assign WILL_FIRE_toParent_flush_request_get =
EN_toParent_flush_request_get ;
// action method toParent_flush_response_put
assign RDY_toParent_flush_response_put = !flushRsFromPQ_full ;
assign CAN_FIRE_toParent_flush_response_put = !flushRsFromPQ_full ;
assign WILL_FIRE_toParent_flush_response_put =
EN_toParent_flush_response_put ;
// action method perf_setStatus
assign RDY_perf_setStatus = 1'd1 ;
assign CAN_FIRE_perf_setStatus = 1'd1 ;
assign WILL_FIRE_perf_setStatus = EN_perf_setStatus ;
// action method perf_req
assign RDY_perf_req = !perfReqQ_full ;
assign CAN_FIRE_perf_req = !perfReqQ_full ;
assign WILL_FIRE_perf_req = EN_perf_req ;
// actionvalue method perf_resp
assign perf_resp = { perfReqQ_data_0, 64'd0 } ;
assign RDY_perf_resp = !perfReqQ_empty ;
assign CAN_FIRE_perf_resp = !perfReqQ_empty ;
assign WILL_FIRE_perf_resp = EN_perf_resp ;
// value method perf_respValid
assign perf_respValid = !perfReqQ_empty ;
assign RDY_perf_respValid = 1'd1 ;
// submodule flushRqToPQ_clearReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) flushRqToPQ_clearReq_dummy2_0(.CLK(CLK),
.D_IN(flushRqToPQ_clearReq_dummy2_0$D_IN),
.EN(flushRqToPQ_clearReq_dummy2_0$EN),
.Q_OUT());
// submodule flushRqToPQ_clearReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) flushRqToPQ_clearReq_dummy2_1(.CLK(CLK),
.D_IN(flushRqToPQ_clearReq_dummy2_1$D_IN),
.EN(flushRqToPQ_clearReq_dummy2_1$EN),
.Q_OUT(flushRqToPQ_clearReq_dummy2_1$Q_OUT));
// submodule flushRqToPQ_deqReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) flushRqToPQ_deqReq_dummy2_0(.CLK(CLK),
.D_IN(flushRqToPQ_deqReq_dummy2_0$D_IN),
.EN(flushRqToPQ_deqReq_dummy2_0$EN),
.Q_OUT());
// submodule flushRqToPQ_deqReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) flushRqToPQ_deqReq_dummy2_1(.CLK(CLK),
.D_IN(flushRqToPQ_deqReq_dummy2_1$D_IN),
.EN(flushRqToPQ_deqReq_dummy2_1$EN),
.Q_OUT());
// submodule flushRqToPQ_deqReq_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) flushRqToPQ_deqReq_dummy2_2(.CLK(CLK),
.D_IN(flushRqToPQ_deqReq_dummy2_2$D_IN),
.EN(flushRqToPQ_deqReq_dummy2_2$EN),
.Q_OUT(flushRqToPQ_deqReq_dummy2_2$Q_OUT));
// submodule flushRqToPQ_enqReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) flushRqToPQ_enqReq_dummy2_0(.CLK(CLK),
.D_IN(flushRqToPQ_enqReq_dummy2_0$D_IN),
.EN(flushRqToPQ_enqReq_dummy2_0$EN),
.Q_OUT());
// submodule flushRqToPQ_enqReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) flushRqToPQ_enqReq_dummy2_1(.CLK(CLK),
.D_IN(flushRqToPQ_enqReq_dummy2_1$D_IN),
.EN(flushRqToPQ_enqReq_dummy2_1$EN),
.Q_OUT());
// submodule flushRqToPQ_enqReq_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) flushRqToPQ_enqReq_dummy2_2(.CLK(CLK),
.D_IN(flushRqToPQ_enqReq_dummy2_2$D_IN),
.EN(flushRqToPQ_enqReq_dummy2_2$EN),
.Q_OUT(flushRqToPQ_enqReq_dummy2_2$Q_OUT));
// submodule flushRsFromPQ_clearReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) flushRsFromPQ_clearReq_dummy2_0(.CLK(CLK),
.D_IN(flushRsFromPQ_clearReq_dummy2_0$D_IN),
.EN(flushRsFromPQ_clearReq_dummy2_0$EN),
.Q_OUT());
// submodule flushRsFromPQ_clearReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) flushRsFromPQ_clearReq_dummy2_1(.CLK(CLK),
.D_IN(flushRsFromPQ_clearReq_dummy2_1$D_IN),
.EN(flushRsFromPQ_clearReq_dummy2_1$EN),
.Q_OUT(flushRsFromPQ_clearReq_dummy2_1$Q_OUT));
// submodule flushRsFromPQ_deqReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) flushRsFromPQ_deqReq_dummy2_0(.CLK(CLK),
.D_IN(flushRsFromPQ_deqReq_dummy2_0$D_IN),
.EN(flushRsFromPQ_deqReq_dummy2_0$EN),
.Q_OUT());
// submodule flushRsFromPQ_deqReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) flushRsFromPQ_deqReq_dummy2_1(.CLK(CLK),
.D_IN(flushRsFromPQ_deqReq_dummy2_1$D_IN),
.EN(flushRsFromPQ_deqReq_dummy2_1$EN),
.Q_OUT());
// submodule flushRsFromPQ_deqReq_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) flushRsFromPQ_deqReq_dummy2_2(.CLK(CLK),
.D_IN(flushRsFromPQ_deqReq_dummy2_2$D_IN),
.EN(flushRsFromPQ_deqReq_dummy2_2$EN),
.Q_OUT(flushRsFromPQ_deqReq_dummy2_2$Q_OUT));
// submodule flushRsFromPQ_enqReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) flushRsFromPQ_enqReq_dummy2_0(.CLK(CLK),
.D_IN(flushRsFromPQ_enqReq_dummy2_0$D_IN),
.EN(flushRsFromPQ_enqReq_dummy2_0$EN),
.Q_OUT());
// submodule flushRsFromPQ_enqReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) flushRsFromPQ_enqReq_dummy2_1(.CLK(CLK),
.D_IN(flushRsFromPQ_enqReq_dummy2_1$D_IN),
.EN(flushRsFromPQ_enqReq_dummy2_1$EN),
.Q_OUT());
// submodule flushRsFromPQ_enqReq_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) flushRsFromPQ_enqReq_dummy2_2(.CLK(CLK),
.D_IN(flushRsFromPQ_enqReq_dummy2_2$D_IN),
.EN(flushRsFromPQ_enqReq_dummy2_2$EN),
.Q_OUT(flushRsFromPQ_enqReq_dummy2_2$Q_OUT));
// submodule hitQ_clearReq_dummy2_0
RevertReg #(.width(32'd1), .init(1'd1)) hitQ_clearReq_dummy2_0(.CLK(CLK),
.D_IN(hitQ_clearReq_dummy2_0$D_IN),
.EN(hitQ_clearReq_dummy2_0$EN),
.Q_OUT());
// submodule hitQ_clearReq_dummy2_1
RevertReg #(.width(32'd1), .init(1'd1)) hitQ_clearReq_dummy2_1(.CLK(CLK),
.D_IN(hitQ_clearReq_dummy2_1$D_IN),
.EN(hitQ_clearReq_dummy2_1$EN),
.Q_OUT(hitQ_clearReq_dummy2_1$Q_OUT));
// submodule hitQ_deqReq_dummy2_0
RevertReg #(.width(32'd1), .init(1'd1)) hitQ_deqReq_dummy2_0(.CLK(CLK),
.D_IN(hitQ_deqReq_dummy2_0$D_IN),
.EN(hitQ_deqReq_dummy2_0$EN),
.Q_OUT());
// submodule hitQ_deqReq_dummy2_1
RevertReg #(.width(32'd1), .init(1'd1)) hitQ_deqReq_dummy2_1(.CLK(CLK),
.D_IN(hitQ_deqReq_dummy2_1$D_IN),
.EN(hitQ_deqReq_dummy2_1$EN),
.Q_OUT());
// submodule hitQ_deqReq_dummy2_2
RevertReg #(.width(32'd1), .init(1'd1)) hitQ_deqReq_dummy2_2(.CLK(CLK),
.D_IN(hitQ_deqReq_dummy2_2$D_IN),
.EN(hitQ_deqReq_dummy2_2$EN),
.Q_OUT(hitQ_deqReq_dummy2_2$Q_OUT));
// submodule hitQ_enqReq_dummy2_0
RevertReg #(.width(32'd1), .init(1'd1)) hitQ_enqReq_dummy2_0(.CLK(CLK),
.D_IN(hitQ_enqReq_dummy2_0$D_IN),
.EN(hitQ_enqReq_dummy2_0$EN),
.Q_OUT());
// submodule hitQ_enqReq_dummy2_1
RevertReg #(.width(32'd1), .init(1'd1)) hitQ_enqReq_dummy2_1(.CLK(CLK),
.D_IN(hitQ_enqReq_dummy2_1$D_IN),
.EN(hitQ_enqReq_dummy2_1$EN),
.Q_OUT());
// submodule hitQ_enqReq_dummy2_2
RevertReg #(.width(32'd1), .init(1'd1)) hitQ_enqReq_dummy2_2(.CLK(CLK),
.D_IN(hitQ_enqReq_dummy2_2$D_IN),
.EN(hitQ_enqReq_dummy2_2$EN),
.Q_OUT(hitQ_enqReq_dummy2_2$Q_OUT));
// submodule perfReqQ_clearReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) perfReqQ_clearReq_dummy2_0(.CLK(CLK),
.D_IN(perfReqQ_clearReq_dummy2_0$D_IN),
.EN(perfReqQ_clearReq_dummy2_0$EN),
.Q_OUT());
// submodule perfReqQ_clearReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) perfReqQ_clearReq_dummy2_1(.CLK(CLK),
.D_IN(perfReqQ_clearReq_dummy2_1$D_IN),
.EN(perfReqQ_clearReq_dummy2_1$EN),
.Q_OUT(perfReqQ_clearReq_dummy2_1$Q_OUT));
// submodule perfReqQ_deqReq_dummy2_0
RevertReg #(.width(32'd1), .init(1'd1)) perfReqQ_deqReq_dummy2_0(.CLK(CLK),
.D_IN(perfReqQ_deqReq_dummy2_0$D_IN),
.EN(perfReqQ_deqReq_dummy2_0$EN),
.Q_OUT());
// submodule perfReqQ_deqReq_dummy2_1
RevertReg #(.width(32'd1), .init(1'd1)) perfReqQ_deqReq_dummy2_1(.CLK(CLK),
.D_IN(perfReqQ_deqReq_dummy2_1$D_IN),
.EN(perfReqQ_deqReq_dummy2_1$EN),
.Q_OUT());
// submodule perfReqQ_deqReq_dummy2_2
RevertReg #(.width(32'd1), .init(1'd1)) perfReqQ_deqReq_dummy2_2(.CLK(CLK),
.D_IN(perfReqQ_deqReq_dummy2_2$D_IN),
.EN(perfReqQ_deqReq_dummy2_2$EN),
.Q_OUT(perfReqQ_deqReq_dummy2_2$Q_OUT));
// submodule perfReqQ_enqReq_dummy2_0
RevertReg #(.width(32'd1), .init(1'd1)) perfReqQ_enqReq_dummy2_0(.CLK(CLK),
.D_IN(perfReqQ_enqReq_dummy2_0$D_IN),
.EN(perfReqQ_enqReq_dummy2_0$EN),
.Q_OUT());
// submodule perfReqQ_enqReq_dummy2_1
RevertReg #(.width(32'd1), .init(1'd1)) perfReqQ_enqReq_dummy2_1(.CLK(CLK),
.D_IN(perfReqQ_enqReq_dummy2_1$D_IN),
.EN(perfReqQ_enqReq_dummy2_1$EN),
.Q_OUT());
// submodule perfReqQ_enqReq_dummy2_2
RevertReg #(.width(32'd1), .init(1'd1)) perfReqQ_enqReq_dummy2_2(.CLK(CLK),
.D_IN(perfReqQ_enqReq_dummy2_2$D_IN),
.EN(perfReqQ_enqReq_dummy2_2$EN),
.Q_OUT(perfReqQ_enqReq_dummy2_2$Q_OUT));
// submodule rqToPQ_clearReq_dummy2_0
RevertReg #(.width(32'd1), .init(1'd1)) rqToPQ_clearReq_dummy2_0(.CLK(CLK),
.D_IN(rqToPQ_clearReq_dummy2_0$D_IN),
.EN(rqToPQ_clearReq_dummy2_0$EN),
.Q_OUT());
// submodule rqToPQ_clearReq_dummy2_1
RevertReg #(.width(32'd1), .init(1'd1)) rqToPQ_clearReq_dummy2_1(.CLK(CLK),
.D_IN(rqToPQ_clearReq_dummy2_1$D_IN),
.EN(rqToPQ_clearReq_dummy2_1$EN),
.Q_OUT(rqToPQ_clearReq_dummy2_1$Q_OUT));
// submodule rqToPQ_deqReq_dummy2_0
RevertReg #(.width(32'd1), .init(1'd1)) rqToPQ_deqReq_dummy2_0(.CLK(CLK),
.D_IN(rqToPQ_deqReq_dummy2_0$D_IN),
.EN(rqToPQ_deqReq_dummy2_0$EN),
.Q_OUT());
// submodule rqToPQ_deqReq_dummy2_1
RevertReg #(.width(32'd1), .init(1'd1)) rqToPQ_deqReq_dummy2_1(.CLK(CLK),
.D_IN(rqToPQ_deqReq_dummy2_1$D_IN),
.EN(rqToPQ_deqReq_dummy2_1$EN),
.Q_OUT());
// submodule rqToPQ_deqReq_dummy2_2
RevertReg #(.width(32'd1), .init(1'd1)) rqToPQ_deqReq_dummy2_2(.CLK(CLK),
.D_IN(rqToPQ_deqReq_dummy2_2$D_IN),
.EN(rqToPQ_deqReq_dummy2_2$EN),
.Q_OUT(rqToPQ_deqReq_dummy2_2$Q_OUT));
// submodule rqToPQ_enqReq_dummy2_0
RevertReg #(.width(32'd1), .init(1'd1)) rqToPQ_enqReq_dummy2_0(.CLK(CLK),
.D_IN(rqToPQ_enqReq_dummy2_0$D_IN),
.EN(rqToPQ_enqReq_dummy2_0$EN),
.Q_OUT());
// submodule rqToPQ_enqReq_dummy2_1
RevertReg #(.width(32'd1), .init(1'd1)) rqToPQ_enqReq_dummy2_1(.CLK(CLK),
.D_IN(rqToPQ_enqReq_dummy2_1$D_IN),
.EN(rqToPQ_enqReq_dummy2_1$EN),
.Q_OUT());
// submodule rqToPQ_enqReq_dummy2_2
RevertReg #(.width(32'd1), .init(1'd1)) rqToPQ_enqReq_dummy2_2(.CLK(CLK),
.D_IN(rqToPQ_enqReq_dummy2_2$D_IN),
.EN(rqToPQ_enqReq_dummy2_2$EN),
.Q_OUT(rqToPQ_enqReq_dummy2_2$Q_OUT));
// submodule rsFromPQ_clearReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) rsFromPQ_clearReq_dummy2_0(.CLK(CLK),
.D_IN(rsFromPQ_clearReq_dummy2_0$D_IN),
.EN(rsFromPQ_clearReq_dummy2_0$EN),
.Q_OUT());
// submodule rsFromPQ_clearReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) rsFromPQ_clearReq_dummy2_1(.CLK(CLK),
.D_IN(rsFromPQ_clearReq_dummy2_1$D_IN),
.EN(rsFromPQ_clearReq_dummy2_1$EN),
.Q_OUT(rsFromPQ_clearReq_dummy2_1$Q_OUT));
// submodule rsFromPQ_deqReq_dummy2_0
RevertReg #(.width(32'd1), .init(1'd1)) rsFromPQ_deqReq_dummy2_0(.CLK(CLK),
.D_IN(rsFromPQ_deqReq_dummy2_0$D_IN),
.EN(rsFromPQ_deqReq_dummy2_0$EN),
.Q_OUT());
// submodule rsFromPQ_deqReq_dummy2_1
RevertReg #(.width(32'd1), .init(1'd1)) rsFromPQ_deqReq_dummy2_1(.CLK(CLK),
.D_IN(rsFromPQ_deqReq_dummy2_1$D_IN),
.EN(rsFromPQ_deqReq_dummy2_1$EN),
.Q_OUT());
// submodule rsFromPQ_deqReq_dummy2_2
RevertReg #(.width(32'd1), .init(1'd1)) rsFromPQ_deqReq_dummy2_2(.CLK(CLK),
.D_IN(rsFromPQ_deqReq_dummy2_2$D_IN),
.EN(rsFromPQ_deqReq_dummy2_2$EN),
.Q_OUT(rsFromPQ_deqReq_dummy2_2$Q_OUT));
// submodule rsFromPQ_enqReq_dummy2_0
RevertReg #(.width(32'd1), .init(1'd1)) rsFromPQ_enqReq_dummy2_0(.CLK(CLK),
.D_IN(rsFromPQ_enqReq_dummy2_0$D_IN),
.EN(rsFromPQ_enqReq_dummy2_0$EN),
.Q_OUT());
// submodule rsFromPQ_enqReq_dummy2_1
RevertReg #(.width(32'd1), .init(1'd1)) rsFromPQ_enqReq_dummy2_1(.CLK(CLK),
.D_IN(rsFromPQ_enqReq_dummy2_1$D_IN),
.EN(rsFromPQ_enqReq_dummy2_1$EN),
.Q_OUT());
// submodule rsFromPQ_enqReq_dummy2_2
RevertReg #(.width(32'd1), .init(1'd1)) rsFromPQ_enqReq_dummy2_2(.CLK(CLK),
.D_IN(rsFromPQ_enqReq_dummy2_2$D_IN),
.EN(rsFromPQ_enqReq_dummy2_2$EN),
.Q_OUT(rsFromPQ_enqReq_dummy2_2$Q_OUT));
// submodule tlb_m_lruBit_dummy2_0
RevertReg #(.width(32'd1), .init(1'd1)) tlb_m_lruBit_dummy2_0(.CLK(CLK),
.D_IN(tlb_m_lruBit_dummy2_0$D_IN),
.EN(tlb_m_lruBit_dummy2_0$EN),
.Q_OUT(tlb_m_lruBit_dummy2_0$Q_OUT));
// submodule tlb_m_lruBit_dummy2_1
RevertReg #(.width(32'd1), .init(1'd1)) tlb_m_lruBit_dummy2_1(.CLK(CLK),
.D_IN(tlb_m_lruBit_dummy2_1$D_IN),
.EN(tlb_m_lruBit_dummy2_1$EN),
.Q_OUT(tlb_m_lruBit_dummy2_1$Q_OUT));
// submodule tlb_m_updRepIdx_dummy2_0
RevertReg #(.width(32'd1), .init(1'd1)) tlb_m_updRepIdx_dummy2_0(.CLK(CLK),
.D_IN(tlb_m_updRepIdx_dummy2_0$D_IN),
.EN(tlb_m_updRepIdx_dummy2_0$EN),
.Q_OUT(tlb_m_updRepIdx_dummy2_0$Q_OUT));
// submodule tlb_m_updRepIdx_dummy2_1
RevertReg #(.width(32'd1), .init(1'd1)) tlb_m_updRepIdx_dummy2_1(.CLK(CLK),
.D_IN(tlb_m_updRepIdx_dummy2_1$D_IN),
.EN(tlb_m_updRepIdx_dummy2_1$EN),
.Q_OUT(tlb_m_updRepIdx_dummy2_1$Q_OUT));
// rule RL_doStartFlush
assign CAN_FIRE_RL_doStartFlush =
!flushRqToPQ_full && needFlush && !waitFlushP && !miss[64] ;
assign WILL_FIRE_RL_doStartFlush = CAN_FIRE_RL_doStartFlush ;
// rule RL_doFinishFlush
assign CAN_FIRE_RL_doFinishFlush =
!flushRsFromPQ_empty && needFlush && waitFlushP && !miss[64] ;
assign WILL_FIRE_RL_doFinishFlush = CAN_FIRE_RL_doFinishFlush ;
// rule RL_set_no_pending
assign CAN_FIRE_RL_set_no_pending = 1'd1 ;
assign WILL_FIRE_RL_set_no_pending = 1'd1 ;
// rule RL_tlb_m_doUpdateRep
assign CAN_FIRE_RL_tlb_m_doUpdateRep =
!CAN_FIRE_RL_doStartFlush && tlb_m_updRepIdx_dummy2_0$Q_OUT &&
tlb_m_updRepIdx_dummy2_1$Q_OUT &&
tlb_m_updRepIdx_rl[5] ;
assign WILL_FIRE_RL_tlb_m_doUpdateRep =
CAN_FIRE_RL_tlb_m_doUpdateRep && !WILL_FIRE_RL_doStartFlush ;
// rule RL_doRsFromP
assign CAN_FIRE_RL_doRsFromP =
!hitQ_full && !rsFromPQ_empty &&
NOT_SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFro_ETC___d841 &&
miss[64] ;
assign WILL_FIRE_RL_doRsFromP = CAN_FIRE_RL_doRsFromP ;
// rule RL_tlb_m_incRandIdx
assign CAN_FIRE_RL_tlb_m_incRandIdx = 1'd1 ;
assign WILL_FIRE_RL_tlb_m_incRandIdx = 1'd1 ;
// rule RL_tlb_m_lruBit_canon
assign CAN_FIRE_RL_tlb_m_lruBit_canon = 1'd1 ;
assign WILL_FIRE_RL_tlb_m_lruBit_canon = 1'd1 ;
// rule RL_tlb_m_updRepIdx_canon
assign CAN_FIRE_RL_tlb_m_updRepIdx_canon = 1'd1 ;
assign WILL_FIRE_RL_tlb_m_updRepIdx_canon = 1'd1 ;
// rule RL_hitQ_canonicalize
assign CAN_FIRE_RL_hitQ_canonicalize = 1'd1 ;
assign WILL_FIRE_RL_hitQ_canonicalize = 1'd1 ;
// rule RL_hitQ_enqReq_canon
assign CAN_FIRE_RL_hitQ_enqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_hitQ_enqReq_canon = 1'd1 ;
// rule RL_hitQ_deqReq_canon
assign CAN_FIRE_RL_hitQ_deqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_hitQ_deqReq_canon = 1'd1 ;
// rule RL_hitQ_clearReq_canon
assign CAN_FIRE_RL_hitQ_clearReq_canon = 1'd1 ;
assign WILL_FIRE_RL_hitQ_clearReq_canon = 1'd1 ;
// rule RL_rqToPQ_canonicalize
assign CAN_FIRE_RL_rqToPQ_canonicalize = 1'd1 ;
assign WILL_FIRE_RL_rqToPQ_canonicalize = 1'd1 ;
// rule RL_rqToPQ_enqReq_canon
assign CAN_FIRE_RL_rqToPQ_enqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_rqToPQ_enqReq_canon = 1'd1 ;
// rule RL_rqToPQ_deqReq_canon
assign CAN_FIRE_RL_rqToPQ_deqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_rqToPQ_deqReq_canon = 1'd1 ;
// rule RL_rqToPQ_clearReq_canon
assign CAN_FIRE_RL_rqToPQ_clearReq_canon = 1'd1 ;
assign WILL_FIRE_RL_rqToPQ_clearReq_canon = 1'd1 ;
// rule RL_rsFromPQ_canonicalize
assign CAN_FIRE_RL_rsFromPQ_canonicalize = 1'd1 ;
assign WILL_FIRE_RL_rsFromPQ_canonicalize = 1'd1 ;
// rule RL_rsFromPQ_enqReq_canon
assign CAN_FIRE_RL_rsFromPQ_enqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_rsFromPQ_enqReq_canon = 1'd1 ;
// rule RL_rsFromPQ_deqReq_canon
assign CAN_FIRE_RL_rsFromPQ_deqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_rsFromPQ_deqReq_canon = 1'd1 ;
// rule RL_rsFromPQ_clearReq_canon
assign CAN_FIRE_RL_rsFromPQ_clearReq_canon = 1'd1 ;
assign WILL_FIRE_RL_rsFromPQ_clearReq_canon = 1'd1 ;
// rule RL_flushRqToPQ_canonicalize
assign CAN_FIRE_RL_flushRqToPQ_canonicalize = 1'd1 ;
assign WILL_FIRE_RL_flushRqToPQ_canonicalize = 1'd1 ;
// rule RL_flushRqToPQ_enqReq_canon
assign CAN_FIRE_RL_flushRqToPQ_enqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_flushRqToPQ_enqReq_canon = 1'd1 ;
// rule RL_flushRqToPQ_deqReq_canon
assign CAN_FIRE_RL_flushRqToPQ_deqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_flushRqToPQ_deqReq_canon = 1'd1 ;
// rule RL_flushRqToPQ_clearReq_canon
assign CAN_FIRE_RL_flushRqToPQ_clearReq_canon = 1'd1 ;
assign WILL_FIRE_RL_flushRqToPQ_clearReq_canon = 1'd1 ;
// rule RL_flushRsFromPQ_canonicalize
assign CAN_FIRE_RL_flushRsFromPQ_canonicalize = 1'd1 ;
assign WILL_FIRE_RL_flushRsFromPQ_canonicalize = 1'd1 ;
// rule RL_flushRsFromPQ_enqReq_canon
assign CAN_FIRE_RL_flushRsFromPQ_enqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_flushRsFromPQ_enqReq_canon = 1'd1 ;
// rule RL_flushRsFromPQ_deqReq_canon
assign CAN_FIRE_RL_flushRsFromPQ_deqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_flushRsFromPQ_deqReq_canon = 1'd1 ;
// rule RL_flushRsFromPQ_clearReq_canon
assign CAN_FIRE_RL_flushRsFromPQ_clearReq_canon = 1'd1 ;
assign WILL_FIRE_RL_flushRsFromPQ_clearReq_canon = 1'd1 ;
// rule RL_perfReqQ_canonicalize
assign CAN_FIRE_RL_perfReqQ_canonicalize = 1'd1 ;
assign WILL_FIRE_RL_perfReqQ_canonicalize = 1'd1 ;
// rule RL_perfReqQ_enqReq_canon
assign CAN_FIRE_RL_perfReqQ_enqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_perfReqQ_enqReq_canon = 1'd1 ;
// rule RL_perfReqQ_deqReq_canon
assign CAN_FIRE_RL_perfReqQ_deqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_perfReqQ_deqReq_canon = 1'd1 ;
// rule RL_perfReqQ_clearReq_canon
assign CAN_FIRE_RL_perfReqQ_clearReq_canon = 1'd1 ;
assign WILL_FIRE_RL_perfReqQ_clearReq_canon = 1'd1 ;
// inputs to muxes for submodule ports
assign MUX_hitQ_enqReq_dummy2_0$write_1__SEL_1 =
EN_to_proc_request_put &&
(IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2107 ||
!vm_info[46]) ;
assign MUX_miss$write_1__SEL_1 =
EN_to_proc_request_put &&
vm_info_91_BIT_46_27_AND_NOT_tlb_m_validVec_0__ETC___d2455 ;
assign MUX_tlb_m_updRepIdx_dummy2_1$write_1__SEL_1 =
WILL_FIRE_RL_doRsFromP &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ;
assign MUX_tlb_m_validVec_0$write_1__SEL_1 =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd0 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ;
assign MUX_tlb_m_validVec_1$write_1__SEL_1 =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd1 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ;
assign MUX_tlb_m_validVec_10$write_1__SEL_1 =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd10 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ;
assign MUX_tlb_m_validVec_11$write_1__SEL_1 =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd11 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ;
assign MUX_tlb_m_validVec_12$write_1__SEL_1 =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd12 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ;
assign MUX_tlb_m_validVec_13$write_1__SEL_1 =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd13 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ;
assign MUX_tlb_m_validVec_14$write_1__SEL_1 =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd14 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ;
assign MUX_tlb_m_validVec_15$write_1__SEL_1 =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd15 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ;
assign MUX_tlb_m_validVec_16$write_1__SEL_1 =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd16 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ;
assign MUX_tlb_m_validVec_17$write_1__SEL_1 =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd17 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ;
assign MUX_tlb_m_validVec_18$write_1__SEL_1 =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd18 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ;
assign MUX_tlb_m_validVec_19$write_1__SEL_1 =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd19 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ;
assign MUX_tlb_m_validVec_2$write_1__SEL_1 =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd2 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ;
assign MUX_tlb_m_validVec_20$write_1__SEL_1 =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd20 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ;
assign MUX_tlb_m_validVec_21$write_1__SEL_1 =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd21 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ;
assign MUX_tlb_m_validVec_22$write_1__SEL_1 =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd22 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ;
assign MUX_tlb_m_validVec_23$write_1__SEL_1 =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd23 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ;
assign MUX_tlb_m_validVec_24$write_1__SEL_1 =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd24 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ;
assign MUX_tlb_m_validVec_25$write_1__SEL_1 =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd25 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ;
assign MUX_tlb_m_validVec_26$write_1__SEL_1 =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd26 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ;
assign MUX_tlb_m_validVec_27$write_1__SEL_1 =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd27 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ;
assign MUX_tlb_m_validVec_28$write_1__SEL_1 =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd28 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ;
assign MUX_tlb_m_validVec_29$write_1__SEL_1 =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd29 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ;
assign MUX_tlb_m_validVec_3$write_1__SEL_1 =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd3 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ;
assign MUX_tlb_m_validVec_30$write_1__SEL_1 =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd30 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ;
assign MUX_tlb_m_validVec_31$write_1__SEL_1 =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd31 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ;
assign MUX_tlb_m_validVec_4$write_1__SEL_1 =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd4 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ;
assign MUX_tlb_m_validVec_5$write_1__SEL_1 =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd5 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ;
assign MUX_tlb_m_validVec_6$write_1__SEL_1 =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd6 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ;
assign MUX_tlb_m_validVec_7$write_1__SEL_1 =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd7 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ;
assign MUX_tlb_m_validVec_8$write_1__SEL_1 =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd8 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ;
assign MUX_tlb_m_validVec_9$write_1__SEL_1 =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd9 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ;
assign MUX_waitFlushP$write_1__SEL_1 =
WILL_FIRE_RL_doFinishFlush || EN_flush ;
assign MUX_hitQ_enqReq_lat_0$wset_1__VAL_1 =
{ 1'd1,
IF_vm_info_91_BIT_46_27_THEN_IF_SEL_ARR_tlb_m__ETC___d2447 } ;
assign MUX_hitQ_enqReq_lat_0$wset_1__VAL_2 =
{ 1'd1,
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 ?
((SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d779 &&
NOT_SEL_ARR_NOT_rsFromPQ_data_0_69_BIT_4_81_82_ETC___d859) ?
{ x__h91169, 5'd10 } :
69'h15555555555555555C) :
69'h15555555555555555C } ;
assign MUX_miss$write_1__VAL_1 = { 1'd1, to_proc_request_put } ;
assign MUX_tlb_m_lruBit_lat_0$wset_1__VAL_1 =
(val__h6683 == 32'hFFFFFFFF) ? x__h6757 : val__h6683 ;
assign MUX_tlb_m_updRepIdx_dummy_1_0$wset_1__VAL_1 =
WILL_FIRE_RL_doStartFlush || WILL_FIRE_RL_tlb_m_doUpdateRep ;
assign MUX_tlb_m_updRepIdx_lat_1$wset_1__VAL_1 = { 1'd1, v__h66071 } ;
assign MUX_tlb_m_updRepIdx_lat_1$wset_1__VAL_2 = { 1'd1, idx__h96149 } ;
// inlined wires
assign tlb_m_lruBit_lat_0$whas =
WILL_FIRE_RL_tlb_m_doUpdateRep || WILL_FIRE_RL_doStartFlush ;
assign tlb_m_updRepIdx_lat_1$wget =
MUX_tlb_m_updRepIdx_dummy2_1$write_1__SEL_1 ?
MUX_tlb_m_updRepIdx_lat_1$wset_1__VAL_1 :
MUX_tlb_m_updRepIdx_lat_1$wset_1__VAL_2 ;
assign tlb_m_updRepIdx_lat_1$whas =
WILL_FIRE_RL_doRsFromP &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ||
EN_to_proc_request_put &&
vm_info_91_BIT_46_27_AND_IF_NOT_tlb_m_validVec_ETC___d2450 ;
assign hitQ_enqReq_lat_0$wget =
MUX_hitQ_enqReq_dummy2_0$write_1__SEL_1 ?
MUX_hitQ_enqReq_lat_0$wset_1__VAL_1 :
MUX_hitQ_enqReq_lat_0$wset_1__VAL_2 ;
assign hitQ_enqReq_lat_0$whas =
MUX_hitQ_enqReq_dummy2_0$write_1__SEL_1 ||
WILL_FIRE_RL_doRsFromP ;
assign rqToPQ_enqReq_lat_0$wget = { 1'd1, to_proc_request_put[38:12] } ;
assign rsFromPQ_enqReq_lat_0$wget = { 1'd1, toParent_rsFromP_enq_x } ;
assign perfReqQ_enqReq_lat_0$wget = { 1'd1, perf_req_r } ;
// register flushRqToPQ_clearReq_rl
assign flushRqToPQ_clearReq_rl$D_IN = 1'd0 ;
assign flushRqToPQ_clearReq_rl$EN = 1'd1 ;
// register flushRqToPQ_deqReq_rl
assign flushRqToPQ_deqReq_rl$D_IN = 1'd0 ;
assign flushRqToPQ_deqReq_rl$EN = 1'd1 ;
// register flushRqToPQ_empty
assign flushRqToPQ_empty$D_IN =
flushRqToPQ_clearReq_dummy2_1$Q_OUT && flushRqToPQ_clearReq_rl ||
NOT_flushRqToPQ_enqReq_dummy2_2_read__88_03_OR_ETC___d613 ;
assign flushRqToPQ_empty$EN = 1'd1 ;
// register flushRqToPQ_enqReq_rl
assign flushRqToPQ_enqReq_rl$D_IN = 1'd0 ;
assign flushRqToPQ_enqReq_rl$EN = 1'd1 ;
// register flushRqToPQ_full
assign flushRqToPQ_full$D_IN =
(!flushRqToPQ_clearReq_dummy2_1$Q_OUT ||
!flushRqToPQ_clearReq_rl) &&
flushRqToPQ_enqReq_dummy2_2_read__88_AND_IF_fl_ETC___d600 ;
assign flushRqToPQ_full$EN = 1'd1 ;
// register flushRsFromPQ_clearReq_rl
assign flushRsFromPQ_clearReq_rl$D_IN = 1'd0 ;
assign flushRsFromPQ_clearReq_rl$EN = 1'd1 ;
// register flushRsFromPQ_deqReq_rl
assign flushRsFromPQ_deqReq_rl$D_IN = 1'd0 ;
assign flushRsFromPQ_deqReq_rl$EN = 1'd1 ;
// register flushRsFromPQ_empty
assign flushRsFromPQ_empty$D_IN =
flushRsFromPQ_clearReq_dummy2_1$Q_OUT &&
flushRsFromPQ_clearReq_rl ||
NOT_flushRsFromPQ_enqReq_dummy2_2_read__48_63__ETC___d673 ;
assign flushRsFromPQ_empty$EN = 1'd1 ;
// register flushRsFromPQ_enqReq_rl
assign flushRsFromPQ_enqReq_rl$D_IN = 1'd0 ;
assign flushRsFromPQ_enqReq_rl$EN = 1'd1 ;
// register flushRsFromPQ_full
assign flushRsFromPQ_full$D_IN =
(!flushRsFromPQ_clearReq_dummy2_1$Q_OUT ||
!flushRsFromPQ_clearReq_rl) &&
flushRsFromPQ_enqReq_dummy2_2_read__48_AND_IF__ETC___d660 ;
assign flushRsFromPQ_full$EN = 1'd1 ;
// register hitQ_clearReq_rl
assign hitQ_clearReq_rl$D_IN = 1'd0 ;
assign hitQ_clearReq_rl$EN = 1'd1 ;
// register hitQ_data_0
assign hitQ_data_0$D_IN =
{ x__h13374,
!hitQ_enqReq_dummy2_2$Q_OUT ||
IF_hitQ_enqReq_lat_1_whas__1_THEN_NOT_hitQ_enq_ETC___d67 ||
(hitQ_enqReq_lat_0$whas ?
hitQ_enqReq_lat_0$wget[4] :
hitQ_enqReq_rl[4]),
CASE_IF_hitQ_enqReq_lat_0_whas__4_THEN_IF_hitQ_ETC__q53 } ;
assign hitQ_data_0$EN =
hitQ_enqP == 1'd0 &&
NOT_hitQ_clearReq_dummy2_1_read__19_20_OR_IF_h_ETC___d224 &&
hitQ_enqReq_dummy2_2$Q_OUT &&
IF_hitQ_enqReq_lat_1_whas__1_THEN_hitQ_enqReq__ETC___d60 ;
// register hitQ_data_1
assign hitQ_data_1$D_IN = hitQ_data_0$D_IN ;
assign hitQ_data_1$EN =
hitQ_enqP == 1'd1 &&
NOT_hitQ_clearReq_dummy2_1_read__19_20_OR_IF_h_ETC___d224 &&
hitQ_enqReq_dummy2_2$Q_OUT &&
IF_hitQ_enqReq_lat_1_whas__1_THEN_hitQ_enqReq__ETC___d60 ;
// register hitQ_deqP
assign hitQ_deqP$D_IN =
NOT_hitQ_clearReq_dummy2_1_read__19_20_OR_IF_h_ETC___d224 &&
_theResult_____2__h14398 ;
assign hitQ_deqP$EN = 1'd1 ;
// register hitQ_deqReq_rl
assign hitQ_deqReq_rl$D_IN = 1'd0 ;
assign hitQ_deqReq_rl$EN = 1'd1 ;
// register hitQ_empty
assign hitQ_empty$D_IN =
hitQ_clearReq_dummy2_1$Q_OUT && hitQ_clearReq_rl ||
IF_hitQ_deqReq_dummy2_2_read__33_AND_IF_hitQ_d_ETC___d241 &&
NOT_hitQ_enqReq_dummy2_2_read__25_55_OR_IF_hit_ETC___d259 ;
assign hitQ_empty$EN = 1'd1 ;
// register hitQ_enqP
assign hitQ_enqP$D_IN =
NOT_hitQ_clearReq_dummy2_1_read__19_20_OR_IF_h_ETC___d224 &&
v__h12972 ;
assign hitQ_enqP$EN = 1'd1 ;
// register hitQ_enqReq_rl
assign hitQ_enqReq_rl$D_IN = 70'h0AAAAAAAAAAAAAAAAF ;
assign hitQ_enqReq_rl$EN = 1'd1 ;
// register hitQ_full
assign hitQ_full$D_IN =
NOT_hitQ_clearReq_dummy2_1_read__19_20_OR_IF_h_ETC___d224 &&
IF_hitQ_deqReq_dummy2_2_read__33_AND_IF_hitQ_d_ETC___d241 &&
hitQ_enqReq_dummy2_2_read__25_AND_IF_hitQ_enqR_ETC___d251 ;
assign hitQ_full$EN = 1'd1 ;
// register miss
assign miss$D_IN =
MUX_miss$write_1__SEL_1 ?
MUX_miss$write_1__VAL_1 :
65'h0AAAAAAAAAAAAAAAA ;
assign miss$EN =
EN_to_proc_request_put &&
vm_info_91_BIT_46_27_AND_NOT_tlb_m_validVec_0__ETC___d2455 ||
WILL_FIRE_RL_doRsFromP ;
// register needFlush
assign needFlush$D_IN = !WILL_FIRE_RL_doFinishFlush ;
assign needFlush$EN = MUX_waitFlushP$write_1__SEL_1 ;
// register perfReqQ_clearReq_rl
assign perfReqQ_clearReq_rl$D_IN = 1'd0 ;
assign perfReqQ_clearReq_rl$EN = 1'd1 ;
// register perfReqQ_data_0
assign perfReqQ_data_0$D_IN =
EN_perf_req ?
perfReqQ_enqReq_lat_0$wget[2:0] :
perfReqQ_enqReq_rl[2:0] ;
assign perfReqQ_data_0$EN =
NOT_perfReqQ_clearReq_dummy2_1_read__22_23_OR__ETC___d727 &&
perfReqQ_enqReq_dummy2_2$Q_OUT &&
IF_perfReqQ_enqReq_lat_1_whas__78_THEN_perfReq_ETC___d687 ;
// register perfReqQ_deqReq_rl
assign perfReqQ_deqReq_rl$D_IN = 1'd0 ;
assign perfReqQ_deqReq_rl$EN = 1'd1 ;
// register perfReqQ_empty
assign perfReqQ_empty$D_IN =
perfReqQ_clearReq_dummy2_1$Q_OUT && perfReqQ_clearReq_rl ||
NOT_perfReqQ_enqReq_dummy2_2_read__28_43_OR_IF_ETC___d748 ;
assign perfReqQ_empty$EN = 1'd1 ;
// register perfReqQ_enqReq_rl
assign perfReqQ_enqReq_rl$D_IN = 4'b0010 ;
assign perfReqQ_enqReq_rl$EN = 1'd1 ;
// register perfReqQ_full
assign perfReqQ_full$D_IN =
NOT_perfReqQ_clearReq_dummy2_1_read__22_23_OR__ETC___d727 &&
perfReqQ_enqReq_dummy2_2_read__28_AND_IF_perfR_ETC___d740 ;
assign perfReqQ_full$EN = 1'd1 ;
// register rqToPQ_clearReq_rl
assign rqToPQ_clearReq_rl$D_IN = 1'd0 ;
assign rqToPQ_clearReq_rl$EN = 1'd1 ;
// register rqToPQ_data_0
assign rqToPQ_data_0$D_IN =
MUX_miss$write_1__SEL_1 ?
rqToPQ_enqReq_lat_0$wget[26:0] :
rqToPQ_enqReq_rl[26:0] ;
assign rqToPQ_data_0$EN =
rqToPQ_enqP == 1'd0 &&
NOT_rqToPQ_clearReq_dummy2_1_read__88_89_OR_IF_ETC___d393 &&
rqToPQ_enqReq_dummy2_2$Q_OUT &&
IF_rqToPQ_enqReq_lat_1_whas__44_THEN_rqToPQ_en_ETC___d353 ;
// register rqToPQ_data_1
assign rqToPQ_data_1$D_IN =
MUX_miss$write_1__SEL_1 ?
rqToPQ_enqReq_lat_0$wget[26:0] :
rqToPQ_enqReq_rl[26:0] ;
assign rqToPQ_data_1$EN =
rqToPQ_enqP == 1'd1 &&
NOT_rqToPQ_clearReq_dummy2_1_read__88_89_OR_IF_ETC___d393 &&
rqToPQ_enqReq_dummy2_2$Q_OUT &&
IF_rqToPQ_enqReq_lat_1_whas__44_THEN_rqToPQ_en_ETC___d353 ;
// register rqToPQ_deqP
assign rqToPQ_deqP$D_IN =
NOT_rqToPQ_clearReq_dummy2_1_read__88_89_OR_IF_ETC___d393 &&
_theResult_____2__h21993 ;
assign rqToPQ_deqP$EN = 1'd1 ;
// register rqToPQ_deqReq_rl
assign rqToPQ_deqReq_rl$D_IN = 1'd0 ;
assign rqToPQ_deqReq_rl$EN = 1'd1 ;
// register rqToPQ_empty
assign rqToPQ_empty$D_IN =
rqToPQ_clearReq_dummy2_1$Q_OUT && rqToPQ_clearReq_rl ||
IF_rqToPQ_deqReq_dummy2_2_read__02_AND_IF_rqTo_ETC___d410 &&
NOT_rqToPQ_enqReq_dummy2_2_read__94_24_OR_IF_r_ETC___d428 ;
assign rqToPQ_empty$EN = 1'd1 ;
// register rqToPQ_enqP
assign rqToPQ_enqP$D_IN =
NOT_rqToPQ_clearReq_dummy2_1_read__88_89_OR_IF_ETC___d393 &&
v__h21489 ;
assign rqToPQ_enqP$EN = 1'd1 ;
// register rqToPQ_enqReq_rl
assign rqToPQ_enqReq_rl$D_IN = 28'b0010101010101010101010101010 ;
assign rqToPQ_enqReq_rl$EN = 1'd1 ;
// register rqToPQ_full
assign rqToPQ_full$D_IN =
NOT_rqToPQ_clearReq_dummy2_1_read__88_89_OR_IF_ETC___d393 &&
IF_rqToPQ_deqReq_dummy2_2_read__02_AND_IF_rqTo_ETC___d410 &&
rqToPQ_enqReq_dummy2_2_read__94_AND_IF_rqToPQ__ETC___d420 ;
assign rqToPQ_full$EN = 1'd1 ;
// register rsFromPQ_clearReq_rl
assign rsFromPQ_clearReq_rl$D_IN = 1'd0 ;
assign rsFromPQ_clearReq_rl$EN = 1'd1 ;
// register rsFromPQ_data_0
assign rsFromPQ_data_0$D_IN =
{ !rsFromPQ_enqReq_dummy2_2$Q_OUT ||
IF_rsFromPQ_enqReq_lat_1_whas__41_THEN_NOT_rsF_ETC___d457 ||
(EN_toParent_rsFromP_enq ?
rsFromPQ_enqReq_lat_0$wget[80] :
rsFromPQ_enqReq_rl[80]),
EN_toParent_rsFromP_enq ?
rsFromPQ_enqReq_lat_0$wget[79:0] :
rsFromPQ_enqReq_rl[79:0] } ;
assign rsFromPQ_data_0$EN =
rsFromPQ_enqP == 1'd0 &&
NOT_rsFromPQ_clearReq_dummy2_1_read__01_02_OR__ETC___d506 &&
rsFromPQ_enqReq_dummy2_2$Q_OUT &&
IF_rsFromPQ_enqReq_lat_1_whas__41_THEN_rsFromP_ETC___d450 ;
// register rsFromPQ_data_1
assign rsFromPQ_data_1$D_IN = rsFromPQ_data_0$D_IN ;
assign rsFromPQ_data_1$EN =
rsFromPQ_enqP == 1'd1 &&
NOT_rsFromPQ_clearReq_dummy2_1_read__01_02_OR__ETC___d506 &&
rsFromPQ_enqReq_dummy2_2$Q_OUT &&
IF_rsFromPQ_enqReq_lat_1_whas__41_THEN_rsFromP_ETC___d450 ;
// register rsFromPQ_deqP
assign rsFromPQ_deqP$D_IN =
NOT_rsFromPQ_clearReq_dummy2_1_read__01_02_OR__ETC___d506 &&
_theResult_____2__h30567 ;
assign rsFromPQ_deqP$EN = 1'd1 ;
// register rsFromPQ_deqReq_rl
assign rsFromPQ_deqReq_rl$D_IN = 1'd0 ;
assign rsFromPQ_deqReq_rl$EN = 1'd1 ;
// register rsFromPQ_empty
assign rsFromPQ_empty$D_IN =
rsFromPQ_clearReq_dummy2_1$Q_OUT && rsFromPQ_clearReq_rl ||
IF_rsFromPQ_deqReq_dummy2_2_read__15_AND_IF_rs_ETC___d523 &&
NOT_rsFromPQ_enqReq_dummy2_2_read__07_37_OR_IF_ETC___d541 ;
assign rsFromPQ_empty$EN = 1'd1 ;
// register rsFromPQ_enqP
assign rsFromPQ_enqP$D_IN =
NOT_rsFromPQ_clearReq_dummy2_1_read__01_02_OR__ETC___d506 &&
v__h29393 ;
assign rsFromPQ_enqP$EN = 1'd1 ;
// register rsFromPQ_enqReq_rl
assign rsFromPQ_enqReq_rl$D_IN = 82'h0AAAAAAAAAAAAAAAAAAAA ;
assign rsFromPQ_enqReq_rl$EN = 1'd1 ;
// register rsFromPQ_full
assign rsFromPQ_full$D_IN =
NOT_rsFromPQ_clearReq_dummy2_1_read__01_02_OR__ETC___d506 &&
IF_rsFromPQ_deqReq_dummy2_2_read__15_AND_IF_rs_ETC___d523 &&
rsFromPQ_enqReq_dummy2_2_read__07_AND_IF_rsFro_ETC___d533 ;
assign rsFromPQ_full$EN = 1'd1 ;
// register tlb_m_entryVec_0
assign tlb_m_entryVec_0$D_IN =
{ SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194,
SEL_ARR_rsFromPQ_data_0_69_BITS_52_TO_9_01_rsF_ETC___d804,
SEL_ARR_rsFromPQ_data_0_69_BIT_8_709_rsFromPQ__ETC___d1720 } ;
assign tlb_m_entryVec_0$EN = MUX_tlb_m_validVec_0$write_1__SEL_1 ;
// register tlb_m_entryVec_1
assign tlb_m_entryVec_1$D_IN = tlb_m_entryVec_0$D_IN ;
assign tlb_m_entryVec_1$EN = MUX_tlb_m_validVec_1$write_1__SEL_1 ;
// register tlb_m_entryVec_10
assign tlb_m_entryVec_10$D_IN = tlb_m_entryVec_0$D_IN ;
assign tlb_m_entryVec_10$EN = MUX_tlb_m_validVec_10$write_1__SEL_1 ;
// register tlb_m_entryVec_11
assign tlb_m_entryVec_11$D_IN = tlb_m_entryVec_0$D_IN ;
assign tlb_m_entryVec_11$EN = MUX_tlb_m_validVec_11$write_1__SEL_1 ;
// register tlb_m_entryVec_12
assign tlb_m_entryVec_12$D_IN = tlb_m_entryVec_0$D_IN ;
assign tlb_m_entryVec_12$EN = MUX_tlb_m_validVec_12$write_1__SEL_1 ;
// register tlb_m_entryVec_13
assign tlb_m_entryVec_13$D_IN = tlb_m_entryVec_0$D_IN ;
assign tlb_m_entryVec_13$EN = MUX_tlb_m_validVec_13$write_1__SEL_1 ;
// register tlb_m_entryVec_14
assign tlb_m_entryVec_14$D_IN = tlb_m_entryVec_0$D_IN ;
assign tlb_m_entryVec_14$EN = MUX_tlb_m_validVec_14$write_1__SEL_1 ;
// register tlb_m_entryVec_15
assign tlb_m_entryVec_15$D_IN = tlb_m_entryVec_0$D_IN ;
assign tlb_m_entryVec_15$EN = MUX_tlb_m_validVec_15$write_1__SEL_1 ;
// register tlb_m_entryVec_16
assign tlb_m_entryVec_16$D_IN = tlb_m_entryVec_0$D_IN ;
assign tlb_m_entryVec_16$EN = MUX_tlb_m_validVec_16$write_1__SEL_1 ;
// register tlb_m_entryVec_17
assign tlb_m_entryVec_17$D_IN = tlb_m_entryVec_0$D_IN ;
assign tlb_m_entryVec_17$EN = MUX_tlb_m_validVec_17$write_1__SEL_1 ;
// register tlb_m_entryVec_18
assign tlb_m_entryVec_18$D_IN = tlb_m_entryVec_0$D_IN ;
assign tlb_m_entryVec_18$EN = MUX_tlb_m_validVec_18$write_1__SEL_1 ;
// register tlb_m_entryVec_19
assign tlb_m_entryVec_19$D_IN = tlb_m_entryVec_0$D_IN ;
assign tlb_m_entryVec_19$EN = MUX_tlb_m_validVec_19$write_1__SEL_1 ;
// register tlb_m_entryVec_2
assign tlb_m_entryVec_2$D_IN = tlb_m_entryVec_0$D_IN ;
assign tlb_m_entryVec_2$EN = MUX_tlb_m_validVec_2$write_1__SEL_1 ;
// register tlb_m_entryVec_20
assign tlb_m_entryVec_20$D_IN = tlb_m_entryVec_0$D_IN ;
assign tlb_m_entryVec_20$EN = MUX_tlb_m_validVec_20$write_1__SEL_1 ;
// register tlb_m_entryVec_21
assign tlb_m_entryVec_21$D_IN = tlb_m_entryVec_0$D_IN ;
assign tlb_m_entryVec_21$EN = MUX_tlb_m_validVec_21$write_1__SEL_1 ;
// register tlb_m_entryVec_22
assign tlb_m_entryVec_22$D_IN = tlb_m_entryVec_0$D_IN ;
assign tlb_m_entryVec_22$EN = MUX_tlb_m_validVec_22$write_1__SEL_1 ;
// register tlb_m_entryVec_23
assign tlb_m_entryVec_23$D_IN = tlb_m_entryVec_0$D_IN ;
assign tlb_m_entryVec_23$EN = MUX_tlb_m_validVec_23$write_1__SEL_1 ;
// register tlb_m_entryVec_24
assign tlb_m_entryVec_24$D_IN = tlb_m_entryVec_0$D_IN ;
assign tlb_m_entryVec_24$EN = MUX_tlb_m_validVec_24$write_1__SEL_1 ;
// register tlb_m_entryVec_25
assign tlb_m_entryVec_25$D_IN = tlb_m_entryVec_0$D_IN ;
assign tlb_m_entryVec_25$EN = MUX_tlb_m_validVec_25$write_1__SEL_1 ;
// register tlb_m_entryVec_26
assign tlb_m_entryVec_26$D_IN = tlb_m_entryVec_0$D_IN ;
assign tlb_m_entryVec_26$EN = MUX_tlb_m_validVec_26$write_1__SEL_1 ;
// register tlb_m_entryVec_27
assign tlb_m_entryVec_27$D_IN = tlb_m_entryVec_0$D_IN ;
assign tlb_m_entryVec_27$EN = MUX_tlb_m_validVec_27$write_1__SEL_1 ;
// register tlb_m_entryVec_28
assign tlb_m_entryVec_28$D_IN = tlb_m_entryVec_0$D_IN ;
assign tlb_m_entryVec_28$EN = MUX_tlb_m_validVec_28$write_1__SEL_1 ;
// register tlb_m_entryVec_29
assign tlb_m_entryVec_29$D_IN = tlb_m_entryVec_0$D_IN ;
assign tlb_m_entryVec_29$EN = MUX_tlb_m_validVec_29$write_1__SEL_1 ;
// register tlb_m_entryVec_3
assign tlb_m_entryVec_3$D_IN = tlb_m_entryVec_0$D_IN ;
assign tlb_m_entryVec_3$EN = MUX_tlb_m_validVec_3$write_1__SEL_1 ;
// register tlb_m_entryVec_30
assign tlb_m_entryVec_30$D_IN = tlb_m_entryVec_0$D_IN ;
assign tlb_m_entryVec_30$EN = MUX_tlb_m_validVec_30$write_1__SEL_1 ;
// register tlb_m_entryVec_31
assign tlb_m_entryVec_31$D_IN = tlb_m_entryVec_0$D_IN ;
assign tlb_m_entryVec_31$EN = MUX_tlb_m_validVec_31$write_1__SEL_1 ;
// register tlb_m_entryVec_4
assign tlb_m_entryVec_4$D_IN = tlb_m_entryVec_0$D_IN ;
assign tlb_m_entryVec_4$EN = MUX_tlb_m_validVec_4$write_1__SEL_1 ;
// register tlb_m_entryVec_5
assign tlb_m_entryVec_5$D_IN = tlb_m_entryVec_0$D_IN ;
assign tlb_m_entryVec_5$EN = MUX_tlb_m_validVec_5$write_1__SEL_1 ;
// register tlb_m_entryVec_6
assign tlb_m_entryVec_6$D_IN = tlb_m_entryVec_0$D_IN ;
assign tlb_m_entryVec_6$EN = MUX_tlb_m_validVec_6$write_1__SEL_1 ;
// register tlb_m_entryVec_7
assign tlb_m_entryVec_7$D_IN = tlb_m_entryVec_0$D_IN ;
assign tlb_m_entryVec_7$EN = MUX_tlb_m_validVec_7$write_1__SEL_1 ;
// register tlb_m_entryVec_8
assign tlb_m_entryVec_8$D_IN = tlb_m_entryVec_0$D_IN ;
assign tlb_m_entryVec_8$EN = MUX_tlb_m_validVec_8$write_1__SEL_1 ;
// register tlb_m_entryVec_9
assign tlb_m_entryVec_9$D_IN = tlb_m_entryVec_0$D_IN ;
assign tlb_m_entryVec_9$EN = MUX_tlb_m_validVec_9$write_1__SEL_1 ;
// register tlb_m_lruBit_rl
assign tlb_m_lruBit_rl$D_IN =
IF_tlb_m_lruBit_lat_0_whas_THEN_tlb_m_lruBit_l_ETC___d6 ;
assign tlb_m_lruBit_rl$EN = 1'd1 ;
// register tlb_m_randIdx
assign tlb_m_randIdx$D_IN = tlb_m_randIdx + 5'd1 ;
assign tlb_m_randIdx$EN = 1'd1 ;
// register tlb_m_updRepIdx_rl
assign tlb_m_updRepIdx_rl$D_IN =
{ IF_tlb_m_updRepIdx_lat_1_whas_THEN_tlb_m_updRe_ETC___d17,
IF_tlb_m_updRepIdx_lat_1_whas_THEN_tlb_m_updRe_ETC___d27 } ;
assign tlb_m_updRepIdx_rl$EN = 1'd1 ;
// register tlb_m_validVec_0
assign tlb_m_validVec_0$D_IN = MUX_tlb_m_validVec_0$write_1__SEL_1 ;
assign tlb_m_validVec_0$EN =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd0 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ||
WILL_FIRE_RL_doStartFlush ;
// register tlb_m_validVec_1
assign tlb_m_validVec_1$D_IN = MUX_tlb_m_validVec_1$write_1__SEL_1 ;
assign tlb_m_validVec_1$EN =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd1 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ||
WILL_FIRE_RL_doStartFlush ;
// register tlb_m_validVec_10
assign tlb_m_validVec_10$D_IN = MUX_tlb_m_validVec_10$write_1__SEL_1 ;
assign tlb_m_validVec_10$EN =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd10 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ||
WILL_FIRE_RL_doStartFlush ;
// register tlb_m_validVec_11
assign tlb_m_validVec_11$D_IN = MUX_tlb_m_validVec_11$write_1__SEL_1 ;
assign tlb_m_validVec_11$EN =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd11 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ||
WILL_FIRE_RL_doStartFlush ;
// register tlb_m_validVec_12
assign tlb_m_validVec_12$D_IN = MUX_tlb_m_validVec_12$write_1__SEL_1 ;
assign tlb_m_validVec_12$EN =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd12 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ||
WILL_FIRE_RL_doStartFlush ;
// register tlb_m_validVec_13
assign tlb_m_validVec_13$D_IN = MUX_tlb_m_validVec_13$write_1__SEL_1 ;
assign tlb_m_validVec_13$EN =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd13 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ||
WILL_FIRE_RL_doStartFlush ;
// register tlb_m_validVec_14
assign tlb_m_validVec_14$D_IN = MUX_tlb_m_validVec_14$write_1__SEL_1 ;
assign tlb_m_validVec_14$EN =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd14 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ||
WILL_FIRE_RL_doStartFlush ;
// register tlb_m_validVec_15
assign tlb_m_validVec_15$D_IN = MUX_tlb_m_validVec_15$write_1__SEL_1 ;
assign tlb_m_validVec_15$EN =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd15 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ||
WILL_FIRE_RL_doStartFlush ;
// register tlb_m_validVec_16
assign tlb_m_validVec_16$D_IN = MUX_tlb_m_validVec_16$write_1__SEL_1 ;
assign tlb_m_validVec_16$EN =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd16 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ||
WILL_FIRE_RL_doStartFlush ;
// register tlb_m_validVec_17
assign tlb_m_validVec_17$D_IN = MUX_tlb_m_validVec_17$write_1__SEL_1 ;
assign tlb_m_validVec_17$EN =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd17 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ||
WILL_FIRE_RL_doStartFlush ;
// register tlb_m_validVec_18
assign tlb_m_validVec_18$D_IN = MUX_tlb_m_validVec_18$write_1__SEL_1 ;
assign tlb_m_validVec_18$EN =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd18 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ||
WILL_FIRE_RL_doStartFlush ;
// register tlb_m_validVec_19
assign tlb_m_validVec_19$D_IN = MUX_tlb_m_validVec_19$write_1__SEL_1 ;
assign tlb_m_validVec_19$EN =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd19 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ||
WILL_FIRE_RL_doStartFlush ;
// register tlb_m_validVec_2
assign tlb_m_validVec_2$D_IN = MUX_tlb_m_validVec_2$write_1__SEL_1 ;
assign tlb_m_validVec_2$EN =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd2 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ||
WILL_FIRE_RL_doStartFlush ;
// register tlb_m_validVec_20
assign tlb_m_validVec_20$D_IN = MUX_tlb_m_validVec_20$write_1__SEL_1 ;
assign tlb_m_validVec_20$EN =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd20 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ||
WILL_FIRE_RL_doStartFlush ;
// register tlb_m_validVec_21
assign tlb_m_validVec_21$D_IN = MUX_tlb_m_validVec_21$write_1__SEL_1 ;
assign tlb_m_validVec_21$EN =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd21 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ||
WILL_FIRE_RL_doStartFlush ;
// register tlb_m_validVec_22
assign tlb_m_validVec_22$D_IN = MUX_tlb_m_validVec_22$write_1__SEL_1 ;
assign tlb_m_validVec_22$EN =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd22 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ||
WILL_FIRE_RL_doStartFlush ;
// register tlb_m_validVec_23
assign tlb_m_validVec_23$D_IN = MUX_tlb_m_validVec_23$write_1__SEL_1 ;
assign tlb_m_validVec_23$EN =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd23 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ||
WILL_FIRE_RL_doStartFlush ;
// register tlb_m_validVec_24
assign tlb_m_validVec_24$D_IN = MUX_tlb_m_validVec_24$write_1__SEL_1 ;
assign tlb_m_validVec_24$EN =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd24 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ||
WILL_FIRE_RL_doStartFlush ;
// register tlb_m_validVec_25
assign tlb_m_validVec_25$D_IN = MUX_tlb_m_validVec_25$write_1__SEL_1 ;
assign tlb_m_validVec_25$EN =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd25 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ||
WILL_FIRE_RL_doStartFlush ;
// register tlb_m_validVec_26
assign tlb_m_validVec_26$D_IN = MUX_tlb_m_validVec_26$write_1__SEL_1 ;
assign tlb_m_validVec_26$EN =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd26 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ||
WILL_FIRE_RL_doStartFlush ;
// register tlb_m_validVec_27
assign tlb_m_validVec_27$D_IN = MUX_tlb_m_validVec_27$write_1__SEL_1 ;
assign tlb_m_validVec_27$EN =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd27 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ||
WILL_FIRE_RL_doStartFlush ;
// register tlb_m_validVec_28
assign tlb_m_validVec_28$D_IN = MUX_tlb_m_validVec_28$write_1__SEL_1 ;
assign tlb_m_validVec_28$EN =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd28 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ||
WILL_FIRE_RL_doStartFlush ;
// register tlb_m_validVec_29
assign tlb_m_validVec_29$D_IN = MUX_tlb_m_validVec_29$write_1__SEL_1 ;
assign tlb_m_validVec_29$EN =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd29 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ||
WILL_FIRE_RL_doStartFlush ;
// register tlb_m_validVec_3
assign tlb_m_validVec_3$D_IN = MUX_tlb_m_validVec_3$write_1__SEL_1 ;
assign tlb_m_validVec_3$EN =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd3 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ||
WILL_FIRE_RL_doStartFlush ;
// register tlb_m_validVec_30
assign tlb_m_validVec_30$D_IN = MUX_tlb_m_validVec_30$write_1__SEL_1 ;
assign tlb_m_validVec_30$EN =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd30 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ||
WILL_FIRE_RL_doStartFlush ;
// register tlb_m_validVec_31
assign tlb_m_validVec_31$D_IN = MUX_tlb_m_validVec_31$write_1__SEL_1 ;
assign tlb_m_validVec_31$EN =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd31 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ||
WILL_FIRE_RL_doStartFlush ;
// register tlb_m_validVec_4
assign tlb_m_validVec_4$D_IN = MUX_tlb_m_validVec_4$write_1__SEL_1 ;
assign tlb_m_validVec_4$EN =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd4 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ||
WILL_FIRE_RL_doStartFlush ;
// register tlb_m_validVec_5
assign tlb_m_validVec_5$D_IN = MUX_tlb_m_validVec_5$write_1__SEL_1 ;
assign tlb_m_validVec_5$EN =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd5 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ||
WILL_FIRE_RL_doStartFlush ;
// register tlb_m_validVec_6
assign tlb_m_validVec_6$D_IN = MUX_tlb_m_validVec_6$write_1__SEL_1 ;
assign tlb_m_validVec_6$EN =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd6 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ||
WILL_FIRE_RL_doStartFlush ;
// register tlb_m_validVec_7
assign tlb_m_validVec_7$D_IN = MUX_tlb_m_validVec_7$write_1__SEL_1 ;
assign tlb_m_validVec_7$EN =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd7 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ||
WILL_FIRE_RL_doStartFlush ;
// register tlb_m_validVec_8
assign tlb_m_validVec_8$D_IN = MUX_tlb_m_validVec_8$write_1__SEL_1 ;
assign tlb_m_validVec_8$EN =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd8 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ||
WILL_FIRE_RL_doStartFlush ;
// register tlb_m_validVec_9
assign tlb_m_validVec_9$D_IN = MUX_tlb_m_validVec_9$write_1__SEL_1 ;
assign tlb_m_validVec_9$EN =
WILL_FIRE_RL_doRsFromP && v__h66071 == 5'd9 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 &&
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 ||
WILL_FIRE_RL_doStartFlush ;
// register vm_info
assign vm_info$D_IN = updateVMInfo_vm ;
assign vm_info$EN = EN_updateVMInfo ;
// register waitFlushP
assign waitFlushP$D_IN = !MUX_waitFlushP$write_1__SEL_1 ;
assign waitFlushP$EN =
WILL_FIRE_RL_doFinishFlush || EN_flush ||
WILL_FIRE_RL_doStartFlush ;
// submodule flushRqToPQ_clearReq_dummy2_0
assign flushRqToPQ_clearReq_dummy2_0$D_IN = 1'b0 ;
assign flushRqToPQ_clearReq_dummy2_0$EN = 1'b0 ;
// submodule flushRqToPQ_clearReq_dummy2_1
assign flushRqToPQ_clearReq_dummy2_1$D_IN = 1'd1 ;
assign flushRqToPQ_clearReq_dummy2_1$EN = 1'd1 ;
// submodule flushRqToPQ_deqReq_dummy2_0
assign flushRqToPQ_deqReq_dummy2_0$D_IN = 1'd1 ;
assign flushRqToPQ_deqReq_dummy2_0$EN = EN_toParent_flush_request_get ;
// submodule flushRqToPQ_deqReq_dummy2_1
assign flushRqToPQ_deqReq_dummy2_1$D_IN = 1'b0 ;
assign flushRqToPQ_deqReq_dummy2_1$EN = 1'b0 ;
// submodule flushRqToPQ_deqReq_dummy2_2
assign flushRqToPQ_deqReq_dummy2_2$D_IN = 1'd1 ;
assign flushRqToPQ_deqReq_dummy2_2$EN = 1'd1 ;
// submodule flushRqToPQ_enqReq_dummy2_0
assign flushRqToPQ_enqReq_dummy2_0$D_IN = 1'd1 ;
assign flushRqToPQ_enqReq_dummy2_0$EN = CAN_FIRE_RL_doStartFlush ;
// submodule flushRqToPQ_enqReq_dummy2_1
assign flushRqToPQ_enqReq_dummy2_1$D_IN = 1'b0 ;
assign flushRqToPQ_enqReq_dummy2_1$EN = 1'b0 ;
// submodule flushRqToPQ_enqReq_dummy2_2
assign flushRqToPQ_enqReq_dummy2_2$D_IN = 1'd1 ;
assign flushRqToPQ_enqReq_dummy2_2$EN = 1'd1 ;
// submodule flushRsFromPQ_clearReq_dummy2_0
assign flushRsFromPQ_clearReq_dummy2_0$D_IN = 1'b0 ;
assign flushRsFromPQ_clearReq_dummy2_0$EN = 1'b0 ;
// submodule flushRsFromPQ_clearReq_dummy2_1
assign flushRsFromPQ_clearReq_dummy2_1$D_IN = 1'd1 ;
assign flushRsFromPQ_clearReq_dummy2_1$EN = 1'd1 ;
// submodule flushRsFromPQ_deqReq_dummy2_0
assign flushRsFromPQ_deqReq_dummy2_0$D_IN = 1'd1 ;
assign flushRsFromPQ_deqReq_dummy2_0$EN = CAN_FIRE_RL_doFinishFlush ;
// submodule flushRsFromPQ_deqReq_dummy2_1
assign flushRsFromPQ_deqReq_dummy2_1$D_IN = 1'b0 ;
assign flushRsFromPQ_deqReq_dummy2_1$EN = 1'b0 ;
// submodule flushRsFromPQ_deqReq_dummy2_2
assign flushRsFromPQ_deqReq_dummy2_2$D_IN = 1'd1 ;
assign flushRsFromPQ_deqReq_dummy2_2$EN = 1'd1 ;
// submodule flushRsFromPQ_enqReq_dummy2_0
assign flushRsFromPQ_enqReq_dummy2_0$D_IN = 1'd1 ;
assign flushRsFromPQ_enqReq_dummy2_0$EN = EN_toParent_flush_response_put ;
// submodule flushRsFromPQ_enqReq_dummy2_1
assign flushRsFromPQ_enqReq_dummy2_1$D_IN = 1'b0 ;
assign flushRsFromPQ_enqReq_dummy2_1$EN = 1'b0 ;
// submodule flushRsFromPQ_enqReq_dummy2_2
assign flushRsFromPQ_enqReq_dummy2_2$D_IN = 1'd1 ;
assign flushRsFromPQ_enqReq_dummy2_2$EN = 1'd1 ;
// submodule hitQ_clearReq_dummy2_0
assign hitQ_clearReq_dummy2_0$D_IN = 1'b0 ;
assign hitQ_clearReq_dummy2_0$EN = 1'b0 ;
// submodule hitQ_clearReq_dummy2_1
assign hitQ_clearReq_dummy2_1$D_IN = 1'd1 ;
assign hitQ_clearReq_dummy2_1$EN = 1'd1 ;
// submodule hitQ_deqReq_dummy2_0
assign hitQ_deqReq_dummy2_0$D_IN = 1'd1 ;
assign hitQ_deqReq_dummy2_0$EN = EN_to_proc_response_get ;
// submodule hitQ_deqReq_dummy2_1
assign hitQ_deqReq_dummy2_1$D_IN = 1'b0 ;
assign hitQ_deqReq_dummy2_1$EN = 1'b0 ;
// submodule hitQ_deqReq_dummy2_2
assign hitQ_deqReq_dummy2_2$D_IN = 1'd1 ;
assign hitQ_deqReq_dummy2_2$EN = 1'd1 ;
// submodule hitQ_enqReq_dummy2_0
assign hitQ_enqReq_dummy2_0$D_IN = 1'd1 ;
assign hitQ_enqReq_dummy2_0$EN =
EN_to_proc_request_put &&
(IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2107 ||
!vm_info[46]) ||
WILL_FIRE_RL_doRsFromP ;
// submodule hitQ_enqReq_dummy2_1
assign hitQ_enqReq_dummy2_1$D_IN = 1'b0 ;
assign hitQ_enqReq_dummy2_1$EN = 1'b0 ;
// submodule hitQ_enqReq_dummy2_2
assign hitQ_enqReq_dummy2_2$D_IN = 1'd1 ;
assign hitQ_enqReq_dummy2_2$EN = 1'd1 ;
// submodule perfReqQ_clearReq_dummy2_0
assign perfReqQ_clearReq_dummy2_0$D_IN = 1'b0 ;
assign perfReqQ_clearReq_dummy2_0$EN = 1'b0 ;
// submodule perfReqQ_clearReq_dummy2_1
assign perfReqQ_clearReq_dummy2_1$D_IN = 1'd1 ;
assign perfReqQ_clearReq_dummy2_1$EN = 1'd1 ;
// submodule perfReqQ_deqReq_dummy2_0
assign perfReqQ_deqReq_dummy2_0$D_IN = 1'd1 ;
assign perfReqQ_deqReq_dummy2_0$EN = EN_perf_resp ;
// submodule perfReqQ_deqReq_dummy2_1
assign perfReqQ_deqReq_dummy2_1$D_IN = 1'b0 ;
assign perfReqQ_deqReq_dummy2_1$EN = 1'b0 ;
// submodule perfReqQ_deqReq_dummy2_2
assign perfReqQ_deqReq_dummy2_2$D_IN = 1'd1 ;
assign perfReqQ_deqReq_dummy2_2$EN = 1'd1 ;
// submodule perfReqQ_enqReq_dummy2_0
assign perfReqQ_enqReq_dummy2_0$D_IN = 1'd1 ;
assign perfReqQ_enqReq_dummy2_0$EN = EN_perf_req ;
// submodule perfReqQ_enqReq_dummy2_1
assign perfReqQ_enqReq_dummy2_1$D_IN = 1'b0 ;
assign perfReqQ_enqReq_dummy2_1$EN = 1'b0 ;
// submodule perfReqQ_enqReq_dummy2_2
assign perfReqQ_enqReq_dummy2_2$D_IN = 1'd1 ;
assign perfReqQ_enqReq_dummy2_2$EN = 1'd1 ;
// submodule rqToPQ_clearReq_dummy2_0
assign rqToPQ_clearReq_dummy2_0$D_IN = 1'b0 ;
assign rqToPQ_clearReq_dummy2_0$EN = 1'b0 ;
// submodule rqToPQ_clearReq_dummy2_1
assign rqToPQ_clearReq_dummy2_1$D_IN = 1'd1 ;
assign rqToPQ_clearReq_dummy2_1$EN = 1'd1 ;
// submodule rqToPQ_deqReq_dummy2_0
assign rqToPQ_deqReq_dummy2_0$D_IN = 1'd1 ;
assign rqToPQ_deqReq_dummy2_0$EN = EN_toParent_rqToP_deq ;
// submodule rqToPQ_deqReq_dummy2_1
assign rqToPQ_deqReq_dummy2_1$D_IN = 1'b0 ;
assign rqToPQ_deqReq_dummy2_1$EN = 1'b0 ;
// submodule rqToPQ_deqReq_dummy2_2
assign rqToPQ_deqReq_dummy2_2$D_IN = 1'd1 ;
assign rqToPQ_deqReq_dummy2_2$EN = 1'd1 ;
// submodule rqToPQ_enqReq_dummy2_0
assign rqToPQ_enqReq_dummy2_0$D_IN = 1'd1 ;
assign rqToPQ_enqReq_dummy2_0$EN = MUX_miss$write_1__SEL_1 ;
// submodule rqToPQ_enqReq_dummy2_1
assign rqToPQ_enqReq_dummy2_1$D_IN = 1'b0 ;
assign rqToPQ_enqReq_dummy2_1$EN = 1'b0 ;
// submodule rqToPQ_enqReq_dummy2_2
assign rqToPQ_enqReq_dummy2_2$D_IN = 1'd1 ;
assign rqToPQ_enqReq_dummy2_2$EN = 1'd1 ;
// submodule rsFromPQ_clearReq_dummy2_0
assign rsFromPQ_clearReq_dummy2_0$D_IN = 1'b0 ;
assign rsFromPQ_clearReq_dummy2_0$EN = 1'b0 ;
// submodule rsFromPQ_clearReq_dummy2_1
assign rsFromPQ_clearReq_dummy2_1$D_IN = 1'd1 ;
assign rsFromPQ_clearReq_dummy2_1$EN = 1'd1 ;
// submodule rsFromPQ_deqReq_dummy2_0
assign rsFromPQ_deqReq_dummy2_0$D_IN = 1'd1 ;
assign rsFromPQ_deqReq_dummy2_0$EN = CAN_FIRE_RL_doRsFromP ;
// submodule rsFromPQ_deqReq_dummy2_1
assign rsFromPQ_deqReq_dummy2_1$D_IN = 1'b0 ;
assign rsFromPQ_deqReq_dummy2_1$EN = 1'b0 ;
// submodule rsFromPQ_deqReq_dummy2_2
assign rsFromPQ_deqReq_dummy2_2$D_IN = 1'd1 ;
assign rsFromPQ_deqReq_dummy2_2$EN = 1'd1 ;
// submodule rsFromPQ_enqReq_dummy2_0
assign rsFromPQ_enqReq_dummy2_0$D_IN = 1'd1 ;
assign rsFromPQ_enqReq_dummy2_0$EN = EN_toParent_rsFromP_enq ;
// submodule rsFromPQ_enqReq_dummy2_1
assign rsFromPQ_enqReq_dummy2_1$D_IN = 1'b0 ;
assign rsFromPQ_enqReq_dummy2_1$EN = 1'b0 ;
// submodule rsFromPQ_enqReq_dummy2_2
assign rsFromPQ_enqReq_dummy2_2$D_IN = 1'd1 ;
assign rsFromPQ_enqReq_dummy2_2$EN = 1'd1 ;
// submodule tlb_m_lruBit_dummy2_0
assign tlb_m_lruBit_dummy2_0$D_IN = 1'd1 ;
assign tlb_m_lruBit_dummy2_0$EN =
MUX_tlb_m_updRepIdx_dummy_1_0$wset_1__VAL_1 ;
// submodule tlb_m_lruBit_dummy2_1
assign tlb_m_lruBit_dummy2_1$D_IN = 1'b0 ;
assign tlb_m_lruBit_dummy2_1$EN = 1'b0 ;
// submodule tlb_m_updRepIdx_dummy2_0
assign tlb_m_updRepIdx_dummy2_0$D_IN = 1'd1 ;
assign tlb_m_updRepIdx_dummy2_0$EN =
MUX_tlb_m_updRepIdx_dummy_1_0$wset_1__VAL_1 ;
// submodule tlb_m_updRepIdx_dummy2_1
assign tlb_m_updRepIdx_dummy2_1$D_IN = 1'd1 ;
assign tlb_m_updRepIdx_dummy2_1$EN = tlb_m_updRepIdx_lat_1$whas ;
// remaining internal signals
assign IF_IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_ETC___d2426 =
(level__h96163 == 2'd0 ||
((level__h96163 == 2'd1) ?
ppn__h101165[8:0] == 9'd0 :
level__h96163 == 2'd2 && ppn__h101165[17:0] == 18'd0)) &&
(!SEL_ARR_tlb_m_entryVec_0_189_BIT_3_323_tlb_m_e_ETC___d2356 ||
!SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_2_358_359_ETC___d2423) ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2077 =
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1738 ?
tlb_m_validVec_1 &&
IF_tlb_m_entryVec_1_210_BITS_1_TO_0_214_EQ_0_7_ETC___d1745 :
tlb_m_validVec_0 ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2078 =
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1738 &&
(!tlb_m_validVec_1 ||
!IF_tlb_m_entryVec_1_210_BITS_1_TO_0_214_EQ_0_7_ETC___d1745)) ?
tlb_m_validVec_2 &&
IF_tlb_m_entryVec_2_223_BITS_1_TO_0_227_EQ_0_7_ETC___d1755 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2077 ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2079 =
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1758 ?
tlb_m_validVec_3 &&
IF_tlb_m_entryVec_3_236_BITS_1_TO_0_240_EQ_0_7_ETC___d1765 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2078 ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2080 =
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1758 &&
(!tlb_m_validVec_3 ||
!IF_tlb_m_entryVec_3_236_BITS_1_TO_0_240_EQ_0_7_ETC___d1765)) ?
tlb_m_validVec_4 &&
IF_tlb_m_entryVec_4_249_BITS_1_TO_0_253_EQ_0_7_ETC___d1775 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2079 ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2081 =
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1778 ?
tlb_m_validVec_5 &&
IF_tlb_m_entryVec_5_262_BITS_1_TO_0_266_EQ_0_7_ETC___d1785 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2080 ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2082 =
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1778 &&
(!tlb_m_validVec_5 ||
!IF_tlb_m_entryVec_5_262_BITS_1_TO_0_266_EQ_0_7_ETC___d1785)) ?
tlb_m_validVec_6 &&
IF_tlb_m_entryVec_6_275_BITS_1_TO_0_279_EQ_0_7_ETC___d1795 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2081 ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2083 =
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1798 ?
tlb_m_validVec_7 &&
IF_tlb_m_entryVec_7_288_BITS_1_TO_0_292_EQ_0_7_ETC___d1805 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2082 ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2084 =
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1798 &&
(!tlb_m_validVec_7 ||
!IF_tlb_m_entryVec_7_288_BITS_1_TO_0_292_EQ_0_7_ETC___d1805)) ?
tlb_m_validVec_8 &&
IF_tlb_m_entryVec_8_301_BITS_1_TO_0_305_EQ_0_8_ETC___d1815 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2083 ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2085 =
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1818 ?
tlb_m_validVec_9 &&
IF_tlb_m_entryVec_9_314_BITS_1_TO_0_318_EQ_0_8_ETC___d1825 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2084 ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2086 =
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1818 &&
(!tlb_m_validVec_9 ||
!IF_tlb_m_entryVec_9_314_BITS_1_TO_0_318_EQ_0_8_ETC___d1825)) ?
tlb_m_validVec_10 &&
IF_tlb_m_entryVec_10_327_BITS_1_TO_0_331_EQ_0__ETC___d1835 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2085 ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2087 =
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1838 ?
tlb_m_validVec_11 &&
IF_tlb_m_entryVec_11_340_BITS_1_TO_0_344_EQ_0__ETC___d1845 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2086 ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2088 =
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1838 &&
(!tlb_m_validVec_11 ||
!IF_tlb_m_entryVec_11_340_BITS_1_TO_0_344_EQ_0__ETC___d1845)) ?
tlb_m_validVec_12 &&
IF_tlb_m_entryVec_12_353_BITS_1_TO_0_357_EQ_0__ETC___d1855 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2087 ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2089 =
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1858 ?
tlb_m_validVec_13 &&
IF_tlb_m_entryVec_13_366_BITS_1_TO_0_370_EQ_0__ETC___d1865 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2088 ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2090 =
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1858 &&
(!tlb_m_validVec_13 ||
!IF_tlb_m_entryVec_13_366_BITS_1_TO_0_370_EQ_0__ETC___d1865)) ?
tlb_m_validVec_14 &&
IF_tlb_m_entryVec_14_379_BITS_1_TO_0_383_EQ_0__ETC___d1875 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2089 ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2091 =
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1878 ?
tlb_m_validVec_15 &&
IF_tlb_m_entryVec_15_392_BITS_1_TO_0_396_EQ_0__ETC___d1885 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2090 ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2092 =
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1878 &&
(!tlb_m_validVec_15 ||
!IF_tlb_m_entryVec_15_392_BITS_1_TO_0_396_EQ_0__ETC___d1885)) ?
tlb_m_validVec_16 &&
IF_tlb_m_entryVec_16_405_BITS_1_TO_0_409_EQ_0__ETC___d1895 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2091 ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2093 =
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1898 ?
tlb_m_validVec_17 &&
IF_tlb_m_entryVec_17_418_BITS_1_TO_0_422_EQ_0__ETC___d1905 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2092 ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2094 =
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1898 &&
(!tlb_m_validVec_17 ||
!IF_tlb_m_entryVec_17_418_BITS_1_TO_0_422_EQ_0__ETC___d1905)) ?
tlb_m_validVec_18 &&
IF_tlb_m_entryVec_18_431_BITS_1_TO_0_435_EQ_0__ETC___d1915 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2093 ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2095 =
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1918 ?
tlb_m_validVec_19 &&
IF_tlb_m_entryVec_19_444_BITS_1_TO_0_448_EQ_0__ETC___d1925 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2094 ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2096 =
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1918 &&
(!tlb_m_validVec_19 ||
!IF_tlb_m_entryVec_19_444_BITS_1_TO_0_448_EQ_0__ETC___d1925)) ?
tlb_m_validVec_20 &&
IF_tlb_m_entryVec_20_457_BITS_1_TO_0_461_EQ_0__ETC___d1935 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2095 ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2097 =
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1938 ?
tlb_m_validVec_21 &&
IF_tlb_m_entryVec_21_470_BITS_1_TO_0_474_EQ_0__ETC___d1945 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2096 ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2098 =
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1938 &&
(!tlb_m_validVec_21 ||
!IF_tlb_m_entryVec_21_470_BITS_1_TO_0_474_EQ_0__ETC___d1945)) ?
tlb_m_validVec_22 &&
IF_tlb_m_entryVec_22_483_BITS_1_TO_0_487_EQ_0__ETC___d1955 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2097 ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2099 =
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1958 ?
tlb_m_validVec_23 &&
IF_tlb_m_entryVec_23_496_BITS_1_TO_0_500_EQ_0__ETC___d1965 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2098 ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2100 =
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1958 &&
(!tlb_m_validVec_23 ||
!IF_tlb_m_entryVec_23_496_BITS_1_TO_0_500_EQ_0__ETC___d1965)) ?
tlb_m_validVec_24 &&
IF_tlb_m_entryVec_24_509_BITS_1_TO_0_513_EQ_0__ETC___d1975 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2099 ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2101 =
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1978 ?
tlb_m_validVec_25 &&
IF_tlb_m_entryVec_25_522_BITS_1_TO_0_526_EQ_0__ETC___d1985 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2100 ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2102 =
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1978 &&
(!tlb_m_validVec_25 ||
!IF_tlb_m_entryVec_25_522_BITS_1_TO_0_526_EQ_0__ETC___d1985)) ?
tlb_m_validVec_26 &&
IF_tlb_m_entryVec_26_535_BITS_1_TO_0_539_EQ_0__ETC___d1995 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2101 ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2103 =
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1998 ?
tlb_m_validVec_27 &&
IF_tlb_m_entryVec_27_548_BITS_1_TO_0_552_EQ_0__ETC___d2005 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2102 ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2104 =
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1998 &&
(!tlb_m_validVec_27 ||
!IF_tlb_m_entryVec_27_548_BITS_1_TO_0_552_EQ_0__ETC___d2005)) ?
tlb_m_validVec_28 &&
IF_tlb_m_entryVec_28_561_BITS_1_TO_0_565_EQ_0__ETC___d2015 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2103 ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2105 =
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d2018 ?
tlb_m_validVec_29 &&
IF_tlb_m_entryVec_29_574_BITS_1_TO_0_578_EQ_0__ETC___d2025 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2104 ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2106 =
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d2018 &&
(!tlb_m_validVec_29 ||
!IF_tlb_m_entryVec_29_574_BITS_1_TO_0_578_EQ_0__ETC___d2025)) ?
tlb_m_validVec_30 &&
IF_tlb_m_entryVec_30_587_BITS_1_TO_0_591_EQ_0__ETC___d2035 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2105 ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2107 =
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d2038 ?
tlb_m_validVec_31 &&
IF_tlb_m_entryVec_31_600_BITS_1_TO_0_604_EQ_0__ETC___d2045 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2106 ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2143 =
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1738 &&
(!tlb_m_validVec_1 ||
!IF_tlb_m_entryVec_1_210_BITS_1_TO_0_214_EQ_0_7_ETC___d1745)) ?
5'd2 :
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1738 ?
5'd1 :
5'd0) ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2145 =
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1758 &&
(!tlb_m_validVec_3 ||
!IF_tlb_m_entryVec_3_236_BITS_1_TO_0_240_EQ_0_7_ETC___d1765)) ?
5'd4 :
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1758 ?
5'd3 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2143) ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2147 =
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1778 &&
(!tlb_m_validVec_5 ||
!IF_tlb_m_entryVec_5_262_BITS_1_TO_0_266_EQ_0_7_ETC___d1785)) ?
5'd6 :
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1778 ?
5'd5 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2145) ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2149 =
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1798 &&
(!tlb_m_validVec_7 ||
!IF_tlb_m_entryVec_7_288_BITS_1_TO_0_292_EQ_0_7_ETC___d1805)) ?
5'd8 :
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1798 ?
5'd7 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2147) ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2151 =
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1818 &&
(!tlb_m_validVec_9 ||
!IF_tlb_m_entryVec_9_314_BITS_1_TO_0_318_EQ_0_8_ETC___d1825)) ?
5'd10 :
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1818 ?
5'd9 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2149) ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2153 =
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1838 &&
(!tlb_m_validVec_11 ||
!IF_tlb_m_entryVec_11_340_BITS_1_TO_0_344_EQ_0__ETC___d1845)) ?
5'd12 :
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1838 ?
5'd11 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2151) ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2155 =
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1858 &&
(!tlb_m_validVec_13 ||
!IF_tlb_m_entryVec_13_366_BITS_1_TO_0_370_EQ_0__ETC___d1865)) ?
5'd14 :
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1858 ?
5'd13 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2153) ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2157 =
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1878 &&
(!tlb_m_validVec_15 ||
!IF_tlb_m_entryVec_15_392_BITS_1_TO_0_396_EQ_0__ETC___d1885)) ?
5'd16 :
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1878 ?
5'd15 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2155) ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2159 =
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1898 &&
(!tlb_m_validVec_17 ||
!IF_tlb_m_entryVec_17_418_BITS_1_TO_0_422_EQ_0__ETC___d1905)) ?
5'd18 :
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1898 ?
5'd17 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2157) ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2161 =
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1918 &&
(!tlb_m_validVec_19 ||
!IF_tlb_m_entryVec_19_444_BITS_1_TO_0_448_EQ_0__ETC___d1925)) ?
5'd20 :
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1918 ?
5'd19 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2159) ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2163 =
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1938 &&
(!tlb_m_validVec_21 ||
!IF_tlb_m_entryVec_21_470_BITS_1_TO_0_474_EQ_0__ETC___d1945)) ?
5'd22 :
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1938 ?
5'd21 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2161) ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2165 =
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1958 &&
(!tlb_m_validVec_23 ||
!IF_tlb_m_entryVec_23_496_BITS_1_TO_0_500_EQ_0__ETC___d1965)) ?
5'd24 :
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1958 ?
5'd23 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2163) ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2167 =
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1978 &&
(!tlb_m_validVec_25 ||
!IF_tlb_m_entryVec_25_522_BITS_1_TO_0_526_EQ_0__ETC___d1985)) ?
5'd26 :
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1978 ?
5'd25 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2165) ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2169 =
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1998 &&
(!tlb_m_validVec_27 ||
!IF_tlb_m_entryVec_27_548_BITS_1_TO_0_552_EQ_0__ETC___d2005)) ?
5'd28 :
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1998 ?
5'd27 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2167) ;
assign IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2171 =
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d2018 &&
(!tlb_m_validVec_29 ||
!IF_tlb_m_entryVec_29_574_BITS_1_TO_0_578_EQ_0__ETC___d2025)) ?
5'd30 :
(NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d2018 ?
5'd29 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2169) ;
assign IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2583 =
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q36 ?
4'd12 :
(CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q37 ?
4'd13 :
4'd15) ;
assign IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2584 =
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q38 ?
4'd11 :
IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2583 ;
assign IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2585 =
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q39 ?
4'd9 :
IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2584 ;
assign IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2586 =
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q40 ?
4'd8 :
IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2585 ;
assign IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2587 =
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q41 ?
4'd7 :
IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2586 ;
assign IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2588 =
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q42 ?
4'd6 :
IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2587 ;
assign IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2589 =
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q43 ?
4'd5 :
IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2588 ;
assign IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2590 =
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q44 ?
4'd4 :
IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2589 ;
assign IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2591 =
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q45 ?
4'd3 :
IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2590 ;
assign IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2592 =
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q46 ?
4'd2 :
IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2591 ;
assign IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2593 =
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q47 ?
4'd1 :
IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2592 ;
assign IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2594 =
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q48 ?
4'd0 :
IF_SEL_ARR_IF_hitQ_data_0_463_BITS_3_TO_0_476__ETC___d2593 ;
assign IF_hitQ_deqReq_dummy2_2_read__33_AND_IF_hitQ_d_ETC___d241 =
_theResult_____2__h14398 == v__h12972 ;
assign IF_hitQ_deqReq_lat_1_whas__04_THEN_hitQ_deqReq_ETC___d210 =
EN_to_proc_response_get || hitQ_deqReq_rl ;
assign IF_hitQ_enqReq_lat_0_whas__4_THEN_IF_hitQ_enqR_ETC___d307 =
hitQ_enqReq_lat_0$whas ?
CASE_hitQ_enqReq_lat_0wget_BITS_3_TO_0_0_hitQ_ETC__q51 :
CASE_hitQ_enqReq_rl_BITS_3_TO_0_0_hitQ_enqReq__ETC__q52 ;
assign IF_hitQ_enqReq_lat_1_whas__1_THEN_NOT_hitQ_enq_ETC___d67 =
hitQ_enqReq_lat_0$whas ?
!hitQ_enqReq_lat_0$wget[69] :
!hitQ_enqReq_rl[69] ;
assign IF_hitQ_enqReq_lat_1_whas__1_THEN_hitQ_enqReq__ETC___d60 =
hitQ_enqReq_lat_0$whas ?
hitQ_enqReq_lat_0$wget[69] :
hitQ_enqReq_rl[69] ;
assign IF_perfReqQ_enqReq_lat_1_whas__78_THEN_perfReq_ETC___d687 =
EN_perf_req ?
perfReqQ_enqReq_lat_0$wget[3] :
perfReqQ_enqReq_rl[3] ;
assign IF_rqToPQ_deqReq_dummy2_2_read__02_AND_IF_rqTo_ETC___d410 =
_theResult_____2__h21993 == v__h21489 ;
assign IF_rqToPQ_deqReq_lat_1_whas__73_THEN_rqToPQ_de_ETC___d379 =
EN_toParent_rqToP_deq || rqToPQ_deqReq_rl ;
assign IF_rqToPQ_enqReq_lat_1_whas__44_THEN_rqToPQ_en_ETC___d353 =
MUX_miss$write_1__SEL_1 ?
rqToPQ_enqReq_lat_0$wget[27] :
rqToPQ_enqReq_rl[27] ;
assign IF_rsFromPQ_deqReq_dummy2_2_read__15_AND_IF_rs_ETC___d523 =
_theResult_____2__h30567 == v__h29393 ;
assign IF_rsFromPQ_deqReq_lat_1_whas__86_THEN_rsFromP_ETC___d492 =
CAN_FIRE_RL_doRsFromP || rsFromPQ_deqReq_rl ;
assign IF_rsFromPQ_enqReq_lat_1_whas__41_THEN_NOT_rsF_ETC___d457 =
EN_toParent_rsFromP_enq ?
!rsFromPQ_enqReq_lat_0$wget[81] :
!rsFromPQ_enqReq_rl[81] ;
assign IF_rsFromPQ_enqReq_lat_1_whas__41_THEN_rsFromP_ETC___d450 =
EN_toParent_rsFromP_enq ?
rsFromPQ_enqReq_lat_0$wget[81] :
rsFromPQ_enqReq_rl[81] ;
assign IF_tlb_m_entryVec_10_327_BITS_1_TO_0_331_EQ_0__ETC___d1835 =
CASE_tlb_m_entryVec_10_BITS_1_TO_0_0_to_proc_r_ETC__q11 ==
tlb_m_entryVec_10[79:53] ;
assign IF_tlb_m_entryVec_11_340_BITS_1_TO_0_344_EQ_0__ETC___d1845 =
CASE_tlb_m_entryVec_11_BITS_1_TO_0_0_to_proc_r_ETC__q12 ==
tlb_m_entryVec_11[79:53] ;
assign IF_tlb_m_entryVec_12_353_BITS_1_TO_0_357_EQ_0__ETC___d1855 =
CASE_tlb_m_entryVec_12_BITS_1_TO_0_0_to_proc_r_ETC__q13 ==
tlb_m_entryVec_12[79:53] ;
assign IF_tlb_m_entryVec_13_366_BITS_1_TO_0_370_EQ_0__ETC___d1865 =
CASE_tlb_m_entryVec_13_BITS_1_TO_0_0_to_proc_r_ETC__q14 ==
tlb_m_entryVec_13[79:53] ;
assign IF_tlb_m_entryVec_14_379_BITS_1_TO_0_383_EQ_0__ETC___d1875 =
CASE_tlb_m_entryVec_14_BITS_1_TO_0_0_to_proc_r_ETC__q15 ==
tlb_m_entryVec_14[79:53] ;
assign IF_tlb_m_entryVec_15_392_BITS_1_TO_0_396_EQ_0__ETC___d1885 =
CASE_tlb_m_entryVec_15_BITS_1_TO_0_0_to_proc_r_ETC__q16 ==
tlb_m_entryVec_15[79:53] ;
assign IF_tlb_m_entryVec_16_405_BITS_1_TO_0_409_EQ_0__ETC___d1895 =
CASE_tlb_m_entryVec_16_BITS_1_TO_0_0_to_proc_r_ETC__q17 ==
tlb_m_entryVec_16[79:53] ;
assign IF_tlb_m_entryVec_17_418_BITS_1_TO_0_422_EQ_0__ETC___d1905 =
CASE_tlb_m_entryVec_17_BITS_1_TO_0_0_to_proc_r_ETC__q18 ==
tlb_m_entryVec_17[79:53] ;
assign IF_tlb_m_entryVec_18_431_BITS_1_TO_0_435_EQ_0__ETC___d1915 =
CASE_tlb_m_entryVec_18_BITS_1_TO_0_0_to_proc_r_ETC__q19 ==
tlb_m_entryVec_18[79:53] ;
assign IF_tlb_m_entryVec_19_444_BITS_1_TO_0_448_EQ_0__ETC___d1925 =
CASE_tlb_m_entryVec_19_BITS_1_TO_0_0_to_proc_r_ETC__q20 ==
tlb_m_entryVec_19[79:53] ;
assign IF_tlb_m_entryVec_1_210_BITS_1_TO_0_214_EQ_0_7_ETC___d1745 =
CASE_tlb_m_entryVec_1_BITS_1_TO_0_0_to_proc_re_ETC__q1 ==
tlb_m_entryVec_1[79:53] ;
assign IF_tlb_m_entryVec_20_457_BITS_1_TO_0_461_EQ_0__ETC___d1935 =
CASE_tlb_m_entryVec_20_BITS_1_TO_0_0_to_proc_r_ETC__q21 ==
tlb_m_entryVec_20[79:53] ;
assign IF_tlb_m_entryVec_21_470_BITS_1_TO_0_474_EQ_0__ETC___d1945 =
CASE_tlb_m_entryVec_21_BITS_1_TO_0_0_to_proc_r_ETC__q22 ==
tlb_m_entryVec_21[79:53] ;
assign IF_tlb_m_entryVec_22_483_BITS_1_TO_0_487_EQ_0__ETC___d1955 =
CASE_tlb_m_entryVec_22_BITS_1_TO_0_0_to_proc_r_ETC__q23 ==
tlb_m_entryVec_22[79:53] ;
assign IF_tlb_m_entryVec_23_496_BITS_1_TO_0_500_EQ_0__ETC___d1965 =
CASE_tlb_m_entryVec_23_BITS_1_TO_0_0_to_proc_r_ETC__q24 ==
tlb_m_entryVec_23[79:53] ;
assign IF_tlb_m_entryVec_24_509_BITS_1_TO_0_513_EQ_0__ETC___d1975 =
CASE_tlb_m_entryVec_24_BITS_1_TO_0_0_to_proc_r_ETC__q25 ==
tlb_m_entryVec_24[79:53] ;
assign IF_tlb_m_entryVec_25_522_BITS_1_TO_0_526_EQ_0__ETC___d1985 =
CASE_tlb_m_entryVec_25_BITS_1_TO_0_0_to_proc_r_ETC__q26 ==
tlb_m_entryVec_25[79:53] ;
assign IF_tlb_m_entryVec_26_535_BITS_1_TO_0_539_EQ_0__ETC___d1995 =
CASE_tlb_m_entryVec_26_BITS_1_TO_0_0_to_proc_r_ETC__q27 ==
tlb_m_entryVec_26[79:53] ;
assign IF_tlb_m_entryVec_27_548_BITS_1_TO_0_552_EQ_0__ETC___d2005 =
CASE_tlb_m_entryVec_27_BITS_1_TO_0_0_to_proc_r_ETC__q28 ==
tlb_m_entryVec_27[79:53] ;
assign IF_tlb_m_entryVec_28_561_BITS_1_TO_0_565_EQ_0__ETC___d2015 =
CASE_tlb_m_entryVec_28_BITS_1_TO_0_0_to_proc_r_ETC__q29 ==
tlb_m_entryVec_28[79:53] ;
assign IF_tlb_m_entryVec_29_574_BITS_1_TO_0_578_EQ_0__ETC___d2025 =
CASE_tlb_m_entryVec_29_BITS_1_TO_0_0_to_proc_r_ETC__q30 ==
tlb_m_entryVec_29[79:53] ;
assign IF_tlb_m_entryVec_2_223_BITS_1_TO_0_227_EQ_0_7_ETC___d1755 =
CASE_tlb_m_entryVec_2_BITS_1_TO_0_0_to_proc_re_ETC__q2 ==
tlb_m_entryVec_2[79:53] ;
assign IF_tlb_m_entryVec_30_587_BITS_1_TO_0_591_EQ_0__ETC___d2035 =
CASE_tlb_m_entryVec_30_BITS_1_TO_0_0_to_proc_r_ETC__q31 ==
tlb_m_entryVec_30[79:53] ;
assign IF_tlb_m_entryVec_31_600_BITS_1_TO_0_604_EQ_0__ETC___d2045 =
CASE_tlb_m_entryVec_31_BITS_1_TO_0_0_to_proc_r_ETC__q32 ==
tlb_m_entryVec_31[79:53] ;
assign IF_tlb_m_entryVec_3_236_BITS_1_TO_0_240_EQ_0_7_ETC___d1765 =
CASE_tlb_m_entryVec_3_BITS_1_TO_0_0_to_proc_re_ETC__q4 ==
tlb_m_entryVec_3[79:53] ;
assign IF_tlb_m_entryVec_4_249_BITS_1_TO_0_253_EQ_0_7_ETC___d1775 =
CASE_tlb_m_entryVec_4_BITS_1_TO_0_0_to_proc_re_ETC__q5 ==
tlb_m_entryVec_4[79:53] ;
assign IF_tlb_m_entryVec_5_262_BITS_1_TO_0_266_EQ_0_7_ETC___d1785 =
CASE_tlb_m_entryVec_5_BITS_1_TO_0_0_to_proc_re_ETC__q6 ==
tlb_m_entryVec_5[79:53] ;
assign IF_tlb_m_entryVec_6_275_BITS_1_TO_0_279_EQ_0_7_ETC___d1795 =
CASE_tlb_m_entryVec_6_BITS_1_TO_0_0_to_proc_re_ETC__q7 ==
tlb_m_entryVec_6[79:53] ;
assign IF_tlb_m_entryVec_7_288_BITS_1_TO_0_292_EQ_0_7_ETC___d1805 =
CASE_tlb_m_entryVec_7_BITS_1_TO_0_0_to_proc_re_ETC__q8 ==
tlb_m_entryVec_7[79:53] ;
assign IF_tlb_m_entryVec_8_301_BITS_1_TO_0_305_EQ_0_8_ETC___d1815 =
CASE_tlb_m_entryVec_8_BITS_1_TO_0_0_to_proc_re_ETC__q9 ==
tlb_m_entryVec_8[79:53] ;
assign IF_tlb_m_entryVec_9_314_BITS_1_TO_0_318_EQ_0_8_ETC___d1825 =
CASE_tlb_m_entryVec_9_BITS_1_TO_0_0_to_proc_re_ETC__q10 ==
tlb_m_entryVec_9[79:53] ;
assign IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032 =
tlb_m_lruBit_dummy2_1$Q_OUT ?
~IF_tlb_m_lruBit_lat_0_whas_THEN_tlb_m_lruBit_l_ETC___d6 :
32'hFFFFFFFF ;
assign IF_tlb_m_lruBit_lat_0_whas_THEN_tlb_m_lruBit_l_ETC___d6 =
tlb_m_lruBit_lat_0$whas ? upd__h71677 : tlb_m_lruBit_rl ;
assign IF_tlb_m_updRepIdx_lat_1_whas_THEN_tlb_m_updRe_ETC___d17 =
tlb_m_updRepIdx_lat_1$whas ?
tlb_m_updRepIdx_lat_1$wget[5] :
!MUX_tlb_m_updRepIdx_dummy_1_0$wset_1__VAL_1 &&
tlb_m_updRepIdx_rl[5] ;
assign IF_tlb_m_updRepIdx_lat_1_whas_THEN_tlb_m_updRe_ETC___d27 =
tlb_m_updRepIdx_lat_1$whas ?
tlb_m_updRepIdx_lat_1$wget[4:0] :
(MUX_tlb_m_updRepIdx_dummy_1_0$wset_1__VAL_1 ?
5'b01010 :
tlb_m_updRepIdx_rl[4:0]) ;
assign IF_tlb_m_validVec_0_79_AND_tlb_m_validVec_1_81_ETC___d1027 =
(tlb_m_validVec_0 && tlb_m_validVec_1) ?
(tlb_m_validVec_2 ? 5'd3 : 5'd2) :
(tlb_m_validVec_0 ? 5'd1 : 5'd0) ;
assign IF_tlb_m_validVec_0_79_AND_tlb_m_validVec_1_81_ETC___d1028 =
(tlb_m_validVec_0 && tlb_m_validVec_1 && tlb_m_validVec_2 &&
tlb_m_validVec_3) ?
IF_tlb_m_validVec_4_90_AND_tlb_m_validVec_5_92_ETC___d1024 :
IF_tlb_m_validVec_0_79_AND_tlb_m_validVec_1_81_ETC___d1027 ;
assign IF_tlb_m_validVec_12_13_AND_tlb_m_validVec_13__ETC___d1017 =
(tlb_m_validVec_12 && tlb_m_validVec_13) ?
(tlb_m_validVec_14 ? 5'd15 : 5'd14) :
(tlb_m_validVec_12 ? 5'd13 : 5'd12) ;
assign IF_tlb_m_validVec_16_26_AND_tlb_m_validVec_17__ETC___d1012 =
(tlb_m_validVec_16 && tlb_m_validVec_17) ?
(tlb_m_validVec_18 ? 5'd19 : 5'd18) :
(tlb_m_validVec_16 ? 5'd17 : 5'd16) ;
assign IF_tlb_m_validVec_16_26_AND_tlb_m_validVec_17__ETC___d1013 =
(tlb_m_validVec_16 && tlb_m_validVec_17 && tlb_m_validVec_18 &&
tlb_m_validVec_19) ?
IF_tlb_m_validVec_20_37_AND_tlb_m_validVec_21__ETC___d1009 :
IF_tlb_m_validVec_16_26_AND_tlb_m_validVec_17__ETC___d1012 ;
assign IF_tlb_m_validVec_20_37_AND_tlb_m_validVec_21__ETC___d1009 =
(tlb_m_validVec_20 && tlb_m_validVec_21) ?
(tlb_m_validVec_22 ? 5'd23 : 5'd22) :
(tlb_m_validVec_20 ? 5'd21 : 5'd20) ;
assign IF_tlb_m_validVec_24_49_AND_tlb_m_validVec_25__ETC___d1005 =
(tlb_m_validVec_24 && tlb_m_validVec_25) ?
(tlb_m_validVec_26 ? 5'd27 : 5'd26) :
(tlb_m_validVec_24 ? 5'd25 : 5'd24) ;
assign IF_tlb_m_validVec_24_49_AND_tlb_m_validVec_25__ETC___d1006 =
(tlb_m_validVec_24 && tlb_m_validVec_25 && tlb_m_validVec_26 &&
tlb_m_validVec_27) ?
IF_tlb_m_validVec_28_60_AND_tlb_m_validVec_29__ETC___d1002 :
IF_tlb_m_validVec_24_49_AND_tlb_m_validVec_25__ETC___d1005 ;
assign IF_tlb_m_validVec_28_60_AND_tlb_m_validVec_29__ETC___d1002 =
(tlb_m_validVec_28 && tlb_m_validVec_29) ?
(tlb_m_validVec_30 ? 5'd31 : 5'd30) :
(tlb_m_validVec_28 ? 5'd29 : 5'd28) ;
assign IF_tlb_m_validVec_4_90_AND_tlb_m_validVec_5_92_ETC___d1024 =
(tlb_m_validVec_4 && tlb_m_validVec_5) ?
(tlb_m_validVec_6 ? 5'd7 : 5'd6) :
(tlb_m_validVec_4 ? 5'd5 : 5'd4) ;
assign IF_tlb_m_validVec_8_02_AND_tlb_m_validVec_9_04_ETC___d1020 =
(tlb_m_validVec_8 && tlb_m_validVec_9) ?
(tlb_m_validVec_10 ? 5'd11 : 5'd10) :
(tlb_m_validVec_8 ? 5'd9 : 5'd8) ;
assign IF_tlb_m_validVec_8_02_AND_tlb_m_validVec_9_04_ETC___d1021 =
(tlb_m_validVec_8 && tlb_m_validVec_9 && tlb_m_validVec_10 &&
tlb_m_validVec_11) ?
IF_tlb_m_validVec_12_13_AND_tlb_m_validVec_13__ETC___d1017 :
IF_tlb_m_validVec_8_02_AND_tlb_m_validVec_9_04_ETC___d1020 ;
assign IF_vm_info_91_BIT_46_27_THEN_IF_SEL_ARR_tlb_m__ETC___d2447 =
vm_info[46] ?
((SEL_ARR_tlb_m_entryVec_0_189_BIT_7_109_tlb_m_e_ETC___d2173 &&
NOT_SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_ETC___d2430) ?
{ x__h101161, 5'd10 } :
69'h15555555555555555C) :
{ to_proc_request_put, 5'd10 } ;
assign NOT_SEL_ARR_NOT_rsFromPQ_data_0_69_BIT_4_81_82_ETC___d859 =
!SEL_ARR_NOT_rsFromPQ_data_0_69_BIT_4_81_82_NOT_ETC___d786 &&
(SEL_ARR_rsFromPQ_data_0_69_BIT_5_87_rsFromPQ_d_ETC___d790 ?
vm_info[48:47] != 2'd1 &&
SEL_ARR_rsFromPQ_data_0_69_BITS_1_TO_0_94_rsFr_ETC___d854 :
vm_info[48:47] != 2'd0 &&
SEL_ARR_rsFromPQ_data_0_69_BITS_1_TO_0_94_rsFr_ETC___d854) ;
assign NOT_SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_ETC___d2430 =
!SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_175_ETC___d2239 &&
(SEL_ARR_tlb_m_entryVec_0_189_BIT_5_241_tlb_m_e_ETC___d2274 ?
vm_info[48:47] != 2'd1 &&
IF_IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_ETC___d2426 :
vm_info[48:47] != 2'd0 &&
IF_IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_ETC___d2426) ;
assign NOT_SEL_ARR_rsFromPQ_data_0_69_BITS_1_TO_0_94__ETC___d830 =
level__h59265 != 2'd0 &&
((level__h59265 == 2'd1) ?
SEL_ARR_rsFromPQ_data_0_69_BITS_52_TO_9_01_rsF_ETC___d804[8:0] !=
9'd0 :
level__h59265 != 2'd2 ||
SEL_ARR_rsFromPQ_data_0_69_BITS_52_TO_9_01_rsF_ETC___d804[17:0] !=
18'd0) ||
SEL_ARR_rsFromPQ_data_0_69_BIT_3_16_rsFromPQ_d_ETC___d819 &&
SEL_ARR_NOT_rsFromPQ_data_0_69_BIT_2_20_21_NOT_ETC___d825 ||
!vm_info[46] ;
assign NOT_SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFro_ETC___d841 =
!SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 ||
!SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d779 ||
SEL_ARR_NOT_rsFromPQ_data_0_69_BIT_4_81_82_NOT_ETC___d835 ||
!CAN_FIRE_RL_doStartFlush &&
NOT_tlb_m_updRepIdx_dummy2_1_read__5_37_OR_IF__ETC___d838 ;
assign NOT_flushRqToPQ_enqReq_dummy2_2_read__88_03_OR_ETC___d613 =
(!flushRqToPQ_enqReq_dummy2_2$Q_OUT ||
!CAN_FIRE_RL_doStartFlush && !flushRqToPQ_enqReq_rl) &&
(flushRqToPQ_deqReq_dummy2_2$Q_OUT &&
(EN_toParent_flush_request_get || flushRqToPQ_deqReq_rl) ||
flushRqToPQ_empty) ;
assign NOT_flushRsFromPQ_enqReq_dummy2_2_read__48_63__ETC___d673 =
(!flushRsFromPQ_enqReq_dummy2_2$Q_OUT ||
!EN_toParent_flush_response_put && !flushRsFromPQ_enqReq_rl) &&
(flushRsFromPQ_deqReq_dummy2_2$Q_OUT &&
(CAN_FIRE_RL_doFinishFlush || flushRsFromPQ_deqReq_rl) ||
flushRsFromPQ_empty) ;
assign NOT_hitQ_clearReq_dummy2_1_read__19_20_OR_IF_h_ETC___d224 =
!hitQ_clearReq_dummy2_1$Q_OUT || !hitQ_clearReq_rl ;
assign NOT_hitQ_enqReq_dummy2_2_read__25_55_OR_IF_hit_ETC___d259 =
(!hitQ_enqReq_dummy2_2$Q_OUT ||
IF_hitQ_enqReq_lat_1_whas__1_THEN_NOT_hitQ_enq_ETC___d67) &&
(hitQ_deqReq_dummy2_2$Q_OUT &&
IF_hitQ_deqReq_lat_1_whas__04_THEN_hitQ_deqReq_ETC___d210 ||
hitQ_empty) ;
assign NOT_perfReqQ_clearReq_dummy2_1_read__22_23_OR__ETC___d727 =
!perfReqQ_clearReq_dummy2_1$Q_OUT || !perfReqQ_clearReq_rl ;
assign NOT_perfReqQ_enqReq_dummy2_2_read__28_43_OR_IF_ETC___d748 =
(!perfReqQ_enqReq_dummy2_2$Q_OUT ||
(EN_perf_req ?
!perfReqQ_enqReq_lat_0$wget[3] :
!perfReqQ_enqReq_rl[3])) &&
(perfReqQ_deqReq_dummy2_2$Q_OUT &&
(EN_perf_resp || perfReqQ_deqReq_rl) ||
perfReqQ_empty) ;
assign NOT_rqToPQ_clearReq_dummy2_1_read__88_89_OR_IF_ETC___d393 =
!rqToPQ_clearReq_dummy2_1$Q_OUT || !rqToPQ_clearReq_rl ;
assign NOT_rqToPQ_enqReq_dummy2_2_read__94_24_OR_IF_r_ETC___d428 =
(!rqToPQ_enqReq_dummy2_2$Q_OUT ||
(MUX_miss$write_1__SEL_1 ?
!rqToPQ_enqReq_lat_0$wget[27] :
!rqToPQ_enqReq_rl[27])) &&
(rqToPQ_deqReq_dummy2_2$Q_OUT &&
IF_rqToPQ_deqReq_lat_1_whas__73_THEN_rqToPQ_de_ETC___d379 ||
rqToPQ_empty) ;
assign NOT_rsFromPQ_clearReq_dummy2_1_read__01_02_OR__ETC___d506 =
!rsFromPQ_clearReq_dummy2_1$Q_OUT || !rsFromPQ_clearReq_rl ;
assign NOT_rsFromPQ_enqReq_dummy2_2_read__07_37_OR_IF_ETC___d541 =
(!rsFromPQ_enqReq_dummy2_2$Q_OUT ||
IF_rsFromPQ_enqReq_lat_1_whas__41_THEN_NOT_rsF_ETC___d457) &&
(rsFromPQ_deqReq_dummy2_2$Q_OUT &&
IF_rsFromPQ_deqReq_lat_1_whas__86_THEN_rsFromP_ETC___d492 ||
rsFromPQ_empty) ;
assign NOT_tlb_m_updRepIdx_dummy2_1_read__5_37_OR_IF__ETC___d838 =
!tlb_m_updRepIdx_dummy2_1$Q_OUT ||
MUX_tlb_m_updRepIdx_dummy_1_0$wset_1__VAL_1 ||
!tlb_m_updRepIdx_rl[5] ;
assign NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1738 =
!tlb_m_validVec_0 ||
CASE_tlb_m_entryVec_0_BITS_1_TO_0_0_to_proc_re_ETC__q3 !=
tlb_m_entryVec_0[79:53] ;
assign NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1758 =
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1738 &&
(!tlb_m_validVec_1 ||
!IF_tlb_m_entryVec_1_210_BITS_1_TO_0_214_EQ_0_7_ETC___d1745) &&
(!tlb_m_validVec_2 ||
!IF_tlb_m_entryVec_2_223_BITS_1_TO_0_227_EQ_0_7_ETC___d1755) ;
assign NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1778 =
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1758 &&
(!tlb_m_validVec_3 ||
!IF_tlb_m_entryVec_3_236_BITS_1_TO_0_240_EQ_0_7_ETC___d1765) &&
(!tlb_m_validVec_4 ||
!IF_tlb_m_entryVec_4_249_BITS_1_TO_0_253_EQ_0_7_ETC___d1775) ;
assign NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1798 =
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1778 &&
(!tlb_m_validVec_5 ||
!IF_tlb_m_entryVec_5_262_BITS_1_TO_0_266_EQ_0_7_ETC___d1785) &&
(!tlb_m_validVec_6 ||
!IF_tlb_m_entryVec_6_275_BITS_1_TO_0_279_EQ_0_7_ETC___d1795) ;
assign NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1818 =
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1798 &&
(!tlb_m_validVec_7 ||
!IF_tlb_m_entryVec_7_288_BITS_1_TO_0_292_EQ_0_7_ETC___d1805) &&
(!tlb_m_validVec_8 ||
!IF_tlb_m_entryVec_8_301_BITS_1_TO_0_305_EQ_0_8_ETC___d1815) ;
assign NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1838 =
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1818 &&
(!tlb_m_validVec_9 ||
!IF_tlb_m_entryVec_9_314_BITS_1_TO_0_318_EQ_0_8_ETC___d1825) &&
(!tlb_m_validVec_10 ||
!IF_tlb_m_entryVec_10_327_BITS_1_TO_0_331_EQ_0__ETC___d1835) ;
assign NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1858 =
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1838 &&
(!tlb_m_validVec_11 ||
!IF_tlb_m_entryVec_11_340_BITS_1_TO_0_344_EQ_0__ETC___d1845) &&
(!tlb_m_validVec_12 ||
!IF_tlb_m_entryVec_12_353_BITS_1_TO_0_357_EQ_0__ETC___d1855) ;
assign NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1878 =
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1858 &&
(!tlb_m_validVec_13 ||
!IF_tlb_m_entryVec_13_366_BITS_1_TO_0_370_EQ_0__ETC___d1865) &&
(!tlb_m_validVec_14 ||
!IF_tlb_m_entryVec_14_379_BITS_1_TO_0_383_EQ_0__ETC___d1875) ;
assign NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1898 =
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1878 &&
(!tlb_m_validVec_15 ||
!IF_tlb_m_entryVec_15_392_BITS_1_TO_0_396_EQ_0__ETC___d1885) &&
(!tlb_m_validVec_16 ||
!IF_tlb_m_entryVec_16_405_BITS_1_TO_0_409_EQ_0__ETC___d1895) ;
assign NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1918 =
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1898 &&
(!tlb_m_validVec_17 ||
!IF_tlb_m_entryVec_17_418_BITS_1_TO_0_422_EQ_0__ETC___d1905) &&
(!tlb_m_validVec_18 ||
!IF_tlb_m_entryVec_18_431_BITS_1_TO_0_435_EQ_0__ETC___d1915) ;
assign NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1938 =
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1918 &&
(!tlb_m_validVec_19 ||
!IF_tlb_m_entryVec_19_444_BITS_1_TO_0_448_EQ_0__ETC___d1925) &&
(!tlb_m_validVec_20 ||
!IF_tlb_m_entryVec_20_457_BITS_1_TO_0_461_EQ_0__ETC___d1935) ;
assign NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1958 =
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1938 &&
(!tlb_m_validVec_21 ||
!IF_tlb_m_entryVec_21_470_BITS_1_TO_0_474_EQ_0__ETC___d1945) &&
(!tlb_m_validVec_22 ||
!IF_tlb_m_entryVec_22_483_BITS_1_TO_0_487_EQ_0__ETC___d1955) ;
assign NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1978 =
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1958 &&
(!tlb_m_validVec_23 ||
!IF_tlb_m_entryVec_23_496_BITS_1_TO_0_500_EQ_0__ETC___d1965) &&
(!tlb_m_validVec_24 ||
!IF_tlb_m_entryVec_24_509_BITS_1_TO_0_513_EQ_0__ETC___d1975) ;
assign NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1998 =
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1978 &&
(!tlb_m_validVec_25 ||
!IF_tlb_m_entryVec_25_522_BITS_1_TO_0_526_EQ_0__ETC___d1985) &&
(!tlb_m_validVec_26 ||
!IF_tlb_m_entryVec_26_535_BITS_1_TO_0_539_EQ_0__ETC___d1995) ;
assign NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d2018 =
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d1998 &&
(!tlb_m_validVec_27 ||
!IF_tlb_m_entryVec_27_548_BITS_1_TO_0_552_EQ_0__ETC___d2005) &&
(!tlb_m_validVec_28 ||
!IF_tlb_m_entryVec_28_561_BITS_1_TO_0_565_EQ_0__ETC___d2015) ;
assign NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d2038 =
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d2018 &&
(!tlb_m_validVec_29 ||
!IF_tlb_m_entryVec_29_574_BITS_1_TO_0_578_EQ_0__ETC___d2025) &&
(!tlb_m_validVec_30 ||
!IF_tlb_m_entryVec_30_587_BITS_1_TO_0_591_EQ_0__ETC___d2035) ;
assign NOT_tlb_m_validVec_0_79_80_OR_NOT_tlb_m_validV_ETC___d901 =
!tlb_m_validVec_0 || !tlb_m_validVec_1 || !tlb_m_validVec_2 ||
!tlb_m_validVec_3 ||
!tlb_m_validVec_4 ||
!tlb_m_validVec_5 ||
!tlb_m_validVec_6 ||
!tlb_m_validVec_7 ;
assign NOT_tlb_m_validVec_11_09_10_OR_NOT_tlb_m_entry_ETC___d1632 =
(!tlb_m_validVec_11 ||
tlb_m_entryVec_11[79:53] !=
SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194 ||
tlb_m_entryVec_11[1:0] != level__h59265 ||
tlb_m_entryVec_11[6] !=
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205) &&
(!tlb_m_validVec_12 ||
tlb_m_entryVec_12[79:53] !=
SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194 ||
tlb_m_entryVec_12[1:0] != level__h59265 ||
tlb_m_entryVec_12[6] !=
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205) &&
NOT_tlb_m_validVec_13_15_16_OR_NOT_tlb_m_entry_ETC___d1630 ;
assign NOT_tlb_m_validVec_13_15_16_OR_NOT_tlb_m_entry_ETC___d1630 =
(!tlb_m_validVec_13 ||
tlb_m_entryVec_13[79:53] !=
SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194 ||
tlb_m_entryVec_13[1:0] != level__h59265 ||
tlb_m_entryVec_13[6] !=
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205) &&
(!tlb_m_validVec_14 ||
tlb_m_entryVec_14[79:53] !=
SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194 ||
tlb_m_entryVec_14[1:0] != level__h59265 ||
tlb_m_entryVec_14[6] !=
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205) &&
NOT_tlb_m_validVec_15_20_21_OR_NOT_tlb_m_entry_ETC___d1628 ;
assign NOT_tlb_m_validVec_15_20_21_OR_NOT_tlb_m_entry_ETC___d1628 =
(!tlb_m_validVec_15 ||
tlb_m_entryVec_15[79:53] !=
SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194 ||
tlb_m_entryVec_15[1:0] != level__h59265 ||
tlb_m_entryVec_15[6] !=
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205) &&
(!tlb_m_validVec_16 ||
tlb_m_entryVec_16[79:53] !=
SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194 ||
tlb_m_entryVec_16[1:0] != level__h59265 ||
tlb_m_entryVec_16[6] !=
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205) &&
NOT_tlb_m_validVec_17_28_29_OR_NOT_tlb_m_entry_ETC___d1626 ;
assign NOT_tlb_m_validVec_16_26_27_OR_NOT_tlb_m_valid_ETC___d948 =
!tlb_m_validVec_16 || !tlb_m_validVec_17 || !tlb_m_validVec_18 ||
!tlb_m_validVec_19 ||
!tlb_m_validVec_20 ||
!tlb_m_validVec_21 ||
!tlb_m_validVec_22 ||
!tlb_m_validVec_23 ;
assign NOT_tlb_m_validVec_17_28_29_OR_NOT_tlb_m_entry_ETC___d1626 =
(!tlb_m_validVec_17 ||
tlb_m_entryVec_17[79:53] !=
SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194 ||
tlb_m_entryVec_17[1:0] != level__h59265 ||
tlb_m_entryVec_17[6] !=
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205) &&
(!tlb_m_validVec_18 ||
tlb_m_entryVec_18[79:53] !=
SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194 ||
tlb_m_entryVec_18[1:0] != level__h59265 ||
tlb_m_entryVec_18[6] !=
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205) &&
NOT_tlb_m_validVec_19_33_34_OR_NOT_tlb_m_entry_ETC___d1624 ;
assign NOT_tlb_m_validVec_19_33_34_OR_NOT_tlb_m_entry_ETC___d1624 =
(!tlb_m_validVec_19 ||
tlb_m_entryVec_19[79:53] !=
SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194 ||
tlb_m_entryVec_19[1:0] != level__h59265 ||
tlb_m_entryVec_19[6] !=
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205) &&
(!tlb_m_validVec_20 ||
tlb_m_entryVec_20[79:53] !=
SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194 ||
tlb_m_entryVec_20[1:0] != level__h59265 ||
tlb_m_entryVec_20[6] !=
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205) &&
NOT_tlb_m_validVec_21_39_40_OR_NOT_tlb_m_entry_ETC___d1622 ;
assign NOT_tlb_m_validVec_1_81_82_OR_NOT_tlb_m_entryV_ETC___d1642 =
(!tlb_m_validVec_1 ||
tlb_m_entryVec_1[79:53] !=
SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194 ||
tlb_m_entryVec_1[1:0] != level__h59265 ||
tlb_m_entryVec_1[6] !=
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205) &&
(!tlb_m_validVec_2 ||
tlb_m_entryVec_2[79:53] !=
SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194 ||
tlb_m_entryVec_2[1:0] != level__h59265 ||
tlb_m_entryVec_2[6] !=
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205) &&
NOT_tlb_m_validVec_3_86_87_OR_NOT_tlb_m_entryV_ETC___d1640 ;
assign NOT_tlb_m_validVec_21_39_40_OR_NOT_tlb_m_entry_ETC___d1622 =
(!tlb_m_validVec_21 ||
tlb_m_entryVec_21[79:53] !=
SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194 ||
tlb_m_entryVec_21[1:0] != level__h59265 ||
tlb_m_entryVec_21[6] !=
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205) &&
(!tlb_m_validVec_22 ||
tlb_m_entryVec_22[79:53] !=
SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194 ||
tlb_m_entryVec_22[1:0] != level__h59265 ||
tlb_m_entryVec_22[6] !=
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205) &&
NOT_tlb_m_validVec_23_44_45_OR_NOT_tlb_m_entry_ETC___d1620 ;
assign NOT_tlb_m_validVec_23_44_45_OR_NOT_tlb_m_entry_ETC___d1620 =
(!tlb_m_validVec_23 ||
tlb_m_entryVec_23[79:53] !=
SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194 ||
tlb_m_entryVec_23[1:0] != level__h59265 ||
tlb_m_entryVec_23[6] !=
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205) &&
(!tlb_m_validVec_24 ||
tlb_m_entryVec_24[79:53] !=
SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194 ||
tlb_m_entryVec_24[1:0] != level__h59265 ||
tlb_m_entryVec_24[6] !=
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205) &&
NOT_tlb_m_validVec_25_51_52_OR_NOT_tlb_m_entry_ETC___d1618 ;
assign NOT_tlb_m_validVec_24_49_50_OR_NOT_tlb_m_valid_ETC___d971 =
!tlb_m_validVec_24 || !tlb_m_validVec_25 || !tlb_m_validVec_26 ||
!tlb_m_validVec_27 ||
!tlb_m_validVec_28 ||
!tlb_m_validVec_29 ||
!tlb_m_validVec_30 ||
!tlb_m_validVec_31 ;
assign NOT_tlb_m_validVec_25_51_52_OR_NOT_tlb_m_entry_ETC___d1618 =
(!tlb_m_validVec_25 ||
tlb_m_entryVec_25[79:53] !=
SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194 ||
tlb_m_entryVec_25[1:0] != level__h59265 ||
tlb_m_entryVec_25[6] !=
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205) &&
(!tlb_m_validVec_26 ||
tlb_m_entryVec_26[79:53] !=
SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194 ||
tlb_m_entryVec_26[1:0] != level__h59265 ||
tlb_m_entryVec_26[6] !=
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205) &&
NOT_tlb_m_validVec_27_56_57_OR_NOT_tlb_m_entry_ETC___d1616 ;
assign NOT_tlb_m_validVec_27_56_57_OR_NOT_tlb_m_entry_ETC___d1616 =
(!tlb_m_validVec_27 ||
tlb_m_entryVec_27[79:53] !=
SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194 ||
tlb_m_entryVec_27[1:0] != level__h59265 ||
tlb_m_entryVec_27[6] !=
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205) &&
(!tlb_m_validVec_28 ||
tlb_m_entryVec_28[79:53] !=
SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194 ||
tlb_m_entryVec_28[1:0] != level__h59265 ||
tlb_m_entryVec_28[6] !=
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205) &&
NOT_tlb_m_validVec_29_62_63_OR_NOT_tlb_m_entry_ETC___d1614 ;
assign NOT_tlb_m_validVec_29_62_63_OR_NOT_tlb_m_entry_ETC___d1614 =
(!tlb_m_validVec_29 ||
tlb_m_entryVec_29[79:53] !=
SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194 ||
tlb_m_entryVec_29[1:0] != level__h59265 ||
tlb_m_entryVec_29[6] !=
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205) &&
(!tlb_m_validVec_30 ||
tlb_m_entryVec_30[79:53] !=
SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194 ||
tlb_m_entryVec_30[1:0] != level__h59265 ||
tlb_m_entryVec_30[6] !=
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205) &&
(!tlb_m_validVec_31 ||
tlb_m_entryVec_31[79:53] !=
SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194 ||
tlb_m_entryVec_31[1:0] != level__h59265 ||
tlb_m_entryVec_31[6] !=
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205) ;
assign NOT_tlb_m_validVec_3_86_87_OR_NOT_tlb_m_entryV_ETC___d1640 =
(!tlb_m_validVec_3 ||
tlb_m_entryVec_3[79:53] !=
SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194 ||
tlb_m_entryVec_3[1:0] != level__h59265 ||
tlb_m_entryVec_3[6] !=
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205) &&
(!tlb_m_validVec_4 ||
tlb_m_entryVec_4[79:53] !=
SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194 ||
tlb_m_entryVec_4[1:0] != level__h59265 ||
tlb_m_entryVec_4[6] !=
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205) &&
NOT_tlb_m_validVec_5_92_93_OR_NOT_tlb_m_entryV_ETC___d1638 ;
assign NOT_tlb_m_validVec_5_92_93_OR_NOT_tlb_m_entryV_ETC___d1638 =
(!tlb_m_validVec_5 ||
tlb_m_entryVec_5[79:53] !=
SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194 ||
tlb_m_entryVec_5[1:0] != level__h59265 ||
tlb_m_entryVec_5[6] !=
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205) &&
(!tlb_m_validVec_6 ||
tlb_m_entryVec_6[79:53] !=
SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194 ||
tlb_m_entryVec_6[1:0] != level__h59265 ||
tlb_m_entryVec_6[6] !=
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205) &&
NOT_tlb_m_validVec_7_97_98_OR_NOT_tlb_m_entryV_ETC___d1636 ;
assign NOT_tlb_m_validVec_7_97_98_OR_NOT_tlb_m_entryV_ETC___d1636 =
(!tlb_m_validVec_7 ||
tlb_m_entryVec_7[79:53] !=
SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194 ||
tlb_m_entryVec_7[1:0] != level__h59265 ||
tlb_m_entryVec_7[6] !=
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205) &&
(!tlb_m_validVec_8 ||
tlb_m_entryVec_8[79:53] !=
SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194 ||
tlb_m_entryVec_8[1:0] != level__h59265 ||
tlb_m_entryVec_8[6] !=
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205) &&
NOT_tlb_m_validVec_9_04_05_OR_NOT_tlb_m_entryV_ETC___d1634 ;
assign NOT_tlb_m_validVec_8_02_03_OR_NOT_tlb_m_validV_ETC___d924 =
!tlb_m_validVec_8 || !tlb_m_validVec_9 || !tlb_m_validVec_10 ||
!tlb_m_validVec_11 ||
!tlb_m_validVec_12 ||
!tlb_m_validVec_13 ||
!tlb_m_validVec_14 ||
!tlb_m_validVec_15 ;
assign NOT_tlb_m_validVec_9_04_05_OR_NOT_tlb_m_entryV_ETC___d1634 =
(!tlb_m_validVec_9 ||
tlb_m_entryVec_9[79:53] !=
SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194 ||
tlb_m_entryVec_9[1:0] != level__h59265 ||
tlb_m_entryVec_9[6] !=
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205) &&
(!tlb_m_validVec_10 ||
tlb_m_entryVec_10[79:53] !=
SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194 ||
tlb_m_entryVec_10[1:0] != level__h59265 ||
tlb_m_entryVec_10[6] !=
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205) &&
NOT_tlb_m_validVec_11_09_10_OR_NOT_tlb_m_entry_ETC___d1632 ;
assign SEL_ARR_NOT_rsFromPQ_data_0_69_BIT_4_81_82_NOT_ETC___d835 =
SEL_ARR_NOT_rsFromPQ_data_0_69_BIT_4_81_82_NOT_ETC___d786 ||
(SEL_ARR_rsFromPQ_data_0_69_BIT_5_87_rsFromPQ_d_ETC___d790 ?
vm_info[48:47] == 2'd1 ||
NOT_SEL_ARR_rsFromPQ_data_0_69_BITS_1_TO_0_94__ETC___d830 :
vm_info[48:47] == 2'd0 ||
NOT_SEL_ARR_rsFromPQ_data_0_69_BITS_1_TO_0_94__ETC___d830) ;
assign SEL_ARR_rsFromPQ_data_0_69_BITS_1_TO_0_94_rsFr_ETC___d854 =
(level__h59265 == 2'd0 ||
((level__h59265 == 2'd1) ?
SEL_ARR_rsFromPQ_data_0_69_BITS_52_TO_9_01_rsF_ETC___d804[8:0] ==
9'd0 :
level__h59265 == 2'd2 &&
SEL_ARR_rsFromPQ_data_0_69_BITS_52_TO_9_01_rsF_ETC___d804[17:0] ==
18'd0)) &&
(!SEL_ARR_rsFromPQ_data_0_69_BIT_3_16_rsFromPQ_d_ETC___d819 ||
!SEL_ARR_NOT_rsFromPQ_data_0_69_BIT_2_20_21_NOT_ETC___d825) &&
vm_info[46] ;
assign SEL_ARR_rsFromPQ_data_0_69_BIT_5_87_rsFromPQ_d_ETC___d1718 =
{ SEL_ARR_rsFromPQ_data_0_69_BIT_5_87_rsFromPQ_d_ETC___d790,
CASE_rsFromPQ_deqP_0_rsFromPQ_data_0_BIT_4_1_r_ETC__q33,
SEL_ARR_rsFromPQ_data_0_69_BIT_3_16_rsFromPQ_d_ETC___d819,
CASE_rsFromPQ_deqP_0_rsFromPQ_data_0_BIT_2_1_r_ETC__q34 } ;
assign SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d1644 =
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d779 &&
NOT_SEL_ARR_NOT_rsFromPQ_data_0_69_BIT_4_81_82_ETC___d859 &&
(!tlb_m_validVec_0 ||
tlb_m_entryVec_0[79:53] !=
SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194 ||
tlb_m_entryVec_0[1:0] != level__h59265 ||
tlb_m_entryVec_0[6] !=
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205) &&
NOT_tlb_m_validVec_1_81_82_OR_NOT_tlb_m_entryV_ETC___d1642 ;
assign SEL_ARR_rsFromPQ_data_0_69_BIT_8_709_rsFromPQ__ETC___d1720 =
{ CASE_rsFromPQ_deqP_0_rsFromPQ_data_0_BIT_8_1_r_ETC__q35,
1'd1,
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205,
SEL_ARR_rsFromPQ_data_0_69_BIT_5_87_rsFromPQ_d_ETC___d1718,
level__h59265 } ;
assign _theResult_____2__h14398 =
(hitQ_deqReq_dummy2_2$Q_OUT &&
IF_hitQ_deqReq_lat_1_whas__04_THEN_hitQ_deqReq_ETC___d210) ?
next_deqP___1__h14717 :
hitQ_deqP ;
assign _theResult_____2__h21993 =
(rqToPQ_deqReq_dummy2_2$Q_OUT &&
IF_rqToPQ_deqReq_lat_1_whas__73_THEN_rqToPQ_de_ETC___d379) ?
next_deqP___1__h22312 :
rqToPQ_deqP ;
assign _theResult_____2__h30567 =
(rsFromPQ_deqReq_dummy2_2$Q_OUT &&
IF_rsFromPQ_deqReq_lat_1_whas__86_THEN_rsFromP_ETC___d492) ?
next_deqP___1__h30886 :
rsFromPQ_deqP ;
assign addIdx__h76281 =
(!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[0] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[1] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[2] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[3] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[4] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[5] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[6] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[7] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[8] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[9] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[10] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[11] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[12] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[13] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[14] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[15]) ?
((!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[16] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[17] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[18] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[19] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[20] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[21] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[22] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[23]) ?
((!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[24] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[25] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[26] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[27]) ?
((!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[28] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[29]) ?
(IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[30] ?
5'd30 :
5'd31) :
(IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[28] ?
5'd28 :
5'd29)) :
((!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[24] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[25]) ?
(IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[26] ?
5'd26 :
5'd27) :
(IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[24] ?
5'd24 :
5'd25))) :
((!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[16] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[17] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[18] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[19]) ?
((!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[20] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[21]) ?
(IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[22] ?
5'd22 :
5'd23) :
(IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[20] ?
5'd20 :
5'd21)) :
((!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[16] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[17]) ?
(IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[18] ?
5'd18 :
5'd19) :
(IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[16] ?
5'd16 :
5'd17)))) :
((!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[0] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[1] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[2] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[3] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[4] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[5] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[6] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[7]) ?
((!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[8] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[9] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[10] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[11]) ?
((!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[12] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[13]) ?
(IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[14] ?
5'd14 :
5'd15) :
(IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[12] ?
5'd12 :
5'd13)) :
((!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[8] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[9]) ?
(IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[10] ?
5'd10 :
5'd11) :
(IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[8] ?
5'd8 :
5'd9))) :
((!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[0] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[1] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[2] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[3]) ?
((!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[4] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[5]) ?
(IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[6] ?
5'd6 :
5'd7) :
(IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[4] ?
5'd4 :
5'd5)) :
((!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[0] &&
!IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[1]) ?
(IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[2] ?
5'd2 :
5'd3) :
(IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[0] ?
5'd0 :
5'd1)))) ;
assign addIdx__h81131 =
(tlb_m_validVec_0_79_AND_tlb_m_validVec_1_81_74_ETC___d980 &&
tlb_m_validVec_8_02_AND_tlb_m_validVec_9_04_81_ETC___d987) ?
(tlb_m_validVec_16_26_AND_tlb_m_validVec_17_28__ETC___d995 ?
IF_tlb_m_validVec_24_49_AND_tlb_m_validVec_25__ETC___d1006 :
IF_tlb_m_validVec_16_26_AND_tlb_m_validVec_17__ETC___d1013) :
(tlb_m_validVec_0_79_AND_tlb_m_validVec_1_81_74_ETC___d980 ?
IF_tlb_m_validVec_8_02_AND_tlb_m_validVec_9_04_ETC___d1021 :
IF_tlb_m_validVec_0_79_AND_tlb_m_validVec_1_81_ETC___d1028) ;
assign flushRqToPQ_enqReq_dummy2_2_read__88_AND_IF_fl_ETC___d600 =
flushRqToPQ_enqReq_dummy2_2$Q_OUT &&
(CAN_FIRE_RL_doStartFlush || flushRqToPQ_enqReq_rl) ||
(!flushRqToPQ_deqReq_dummy2_2$Q_OUT ||
!EN_toParent_flush_request_get && !flushRqToPQ_deqReq_rl) &&
flushRqToPQ_full ;
assign flushRsFromPQ_enqReq_dummy2_2_read__48_AND_IF__ETC___d660 =
flushRsFromPQ_enqReq_dummy2_2$Q_OUT &&
(EN_toParent_flush_response_put || flushRsFromPQ_enqReq_rl) ||
(!flushRsFromPQ_deqReq_dummy2_2$Q_OUT ||
!CAN_FIRE_RL_doFinishFlush && !flushRsFromPQ_deqReq_rl) &&
flushRsFromPQ_full ;
assign hitQ_enqReq_dummy2_2_read__25_AND_IF_hitQ_enqR_ETC___d251 =
hitQ_enqReq_dummy2_2$Q_OUT &&
IF_hitQ_enqReq_lat_1_whas__1_THEN_hitQ_enqReq__ETC___d60 ||
(!hitQ_deqReq_dummy2_2$Q_OUT ||
!EN_to_proc_response_get && !hitQ_deqReq_rl) &&
hitQ_full ;
assign idx__h96149 =
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d2038 ?
5'd31 :
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2171 ;
assign next_deqP___1__h14717 = hitQ_deqP + 1'd1 ;
assign next_deqP___1__h22312 = rqToPQ_deqP + 1'd1 ;
assign next_deqP___1__h30886 = rsFromPQ_deqP + 1'd1 ;
assign perfReqQ_enqReq_dummy2_2_read__28_AND_IF_perfR_ETC___d740 =
perfReqQ_enqReq_dummy2_2$Q_OUT &&
IF_perfReqQ_enqReq_lat_1_whas__78_THEN_perfReq_ETC___d687 ||
(!perfReqQ_deqReq_dummy2_2$Q_OUT ||
!EN_perf_resp && !perfReqQ_deqReq_rl) &&
perfReqQ_full ;
assign rqToPQ_enqReq_dummy2_2_read__94_AND_IF_rqToPQ__ETC___d420 =
rqToPQ_enqReq_dummy2_2$Q_OUT &&
IF_rqToPQ_enqReq_lat_1_whas__44_THEN_rqToPQ_en_ETC___d353 ||
(!rqToPQ_deqReq_dummy2_2$Q_OUT ||
!EN_toParent_rqToP_deq && !rqToPQ_deqReq_rl) &&
rqToPQ_full ;
assign rsFromPQ_enqReq_dummy2_2_read__07_AND_IF_rsFro_ETC___d533 =
rsFromPQ_enqReq_dummy2_2$Q_OUT &&
IF_rsFromPQ_enqReq_lat_1_whas__41_THEN_rsFromP_ETC___d450 ||
(!rsFromPQ_deqReq_dummy2_2$Q_OUT ||
!CAN_FIRE_RL_doRsFromP && !rsFromPQ_deqReq_rl) &&
rsFromPQ_full ;
assign tlb_m_validVec_0_79_AND_tlb_m_validVec_1_81_74_ETC___d980 =
tlb_m_validVec_0 && tlb_m_validVec_1 && tlb_m_validVec_2 &&
tlb_m_validVec_3 &&
tlb_m_validVec_4 &&
tlb_m_validVec_5 &&
tlb_m_validVec_6 &&
tlb_m_validVec_7 ;
assign tlb_m_validVec_16_26_AND_tlb_m_validVec_17_28__ETC___d995 =
tlb_m_validVec_16 && tlb_m_validVec_17 && tlb_m_validVec_18 &&
tlb_m_validVec_19 &&
tlb_m_validVec_20 &&
tlb_m_validVec_21 &&
tlb_m_validVec_22 &&
tlb_m_validVec_23 ;
assign tlb_m_validVec_8_02_AND_tlb_m_validVec_9_04_81_ETC___d987 =
tlb_m_validVec_8 && tlb_m_validVec_9 && tlb_m_validVec_10 &&
tlb_m_validVec_11 &&
tlb_m_validVec_12 &&
tlb_m_validVec_13 &&
tlb_m_validVec_14 &&
tlb_m_validVec_15 ;
assign upd__h71677 =
WILL_FIRE_RL_tlb_m_doUpdateRep ?
MUX_tlb_m_lruBit_lat_0$wset_1__VAL_1 :
32'd0 ;
assign v__h12972 =
(hitQ_enqReq_dummy2_2$Q_OUT &&
IF_hitQ_enqReq_lat_1_whas__1_THEN_hitQ_enqReq__ETC___d60) ?
v__h13255 :
hitQ_enqP ;
assign v__h13255 = hitQ_enqP + 1'd1 ;
assign v__h21489 =
(rqToPQ_enqReq_dummy2_2$Q_OUT &&
IF_rqToPQ_enqReq_lat_1_whas__44_THEN_rqToPQ_en_ETC___d353) ?
v__h21772 :
rqToPQ_enqP ;
assign v__h21772 = rqToPQ_enqP + 1'd1 ;
assign v__h29393 =
(rsFromPQ_enqReq_dummy2_2$Q_OUT &&
IF_rsFromPQ_enqReq_lat_1_whas__41_THEN_rsFromP_ETC___d450) ?
v__h29676 :
rsFromPQ_enqP ;
assign v__h29676 = rsFromPQ_enqP + 1'd1 ;
assign v__h66071 =
(NOT_tlb_m_validVec_0_79_80_OR_NOT_tlb_m_validV_ETC___d901 ||
NOT_tlb_m_validVec_8_02_03_OR_NOT_tlb_m_validV_ETC___d924 ||
NOT_tlb_m_validVec_16_26_27_OR_NOT_tlb_m_valid_ETC___d948 ||
NOT_tlb_m_validVec_24_49_50_OR_NOT_tlb_m_valid_ETC___d971) ?
addIdx__h81131 :
v__h70888 ;
assign v__h70888 =
CASE_tlb_m_randIdx_0_IF_tlb_m_lruBit_dummy2_1__ETC__q50 ?
tlb_m_randIdx :
v__h72444 ;
assign v__h72444 =
(IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[0] ||
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[1] ||
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[2] ||
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[3] ||
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[4] ||
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[5] ||
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[6] ||
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[7] ||
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[8] ||
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[9] ||
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[10] ||
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[11] ||
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[12] ||
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[13] ||
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[14] ||
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[15] ||
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[16] ||
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[17] ||
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[18] ||
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[19] ||
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[20] ||
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[21] ||
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[22] ||
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[23] ||
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[24] ||
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[25] ||
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[26] ||
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[27] ||
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[28] ||
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[29] ||
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[30] ||
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[31]) ?
addIdx__h76281 :
5'd0 ;
assign val__h6682 =
(tlb_m_lruBit_dummy2_0$Q_OUT && tlb_m_lruBit_dummy2_1$Q_OUT) ?
tlb_m_lruBit_rl :
32'd0 ;
assign val__h6683 = val__h6682 | x__h6757 ;
assign vm_info_91_BIT_46_27_AND_IF_NOT_tlb_m_validVec_ETC___d2450 =
vm_info[46] &&
IF_NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m__ETC___d2107 &&
SEL_ARR_tlb_m_entryVec_0_189_BIT_7_109_tlb_m_e_ETC___d2173 &&
NOT_SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_ETC___d2430 ;
assign vm_info_91_BIT_46_27_AND_NOT_tlb_m_validVec_0__ETC___d2455 =
vm_info[46] &&
NOT_tlb_m_validVec_0_79_80_OR_NOT_IF_tlb_m_ent_ETC___d2038 &&
(!tlb_m_validVec_31 ||
!IF_tlb_m_entryVec_31_600_BITS_1_TO_0_604_EQ_0__ETC___d2045) ;
assign x__h101161 = { 8'd0, x__h101169 } ;
assign x__h13374 =
hitQ_enqReq_lat_0$whas ?
hitQ_enqReq_lat_0$wget[68:5] :
hitQ_enqReq_rl[68:5] ;
assign x__h6757 = 32'd1 << tlb_m_updRepIdx_rl[4:0] ;
assign x__h91169 = { 8'd0, x__h91177 } ;
always@(rsFromPQ_deqP or rsFromPQ_data_0 or rsFromPQ_data_1)
begin
case (rsFromPQ_deqP)
1'd0: level__h59265 = rsFromPQ_data_0[1:0];
1'd1: level__h59265 = rsFromPQ_data_1[1:0];
endcase
end
always@(hitQ_deqP or hitQ_data_0 or hitQ_data_1)
begin
case (hitQ_deqP)
1'd0: x__h101522 = hitQ_data_0[68:5];
1'd1: x__h101522 = hitQ_data_1[68:5];
endcase
end
always@(rsFromPQ_deqP or rsFromPQ_data_0 or rsFromPQ_data_1)
begin
case (rsFromPQ_deqP)
1'd0:
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 =
rsFromPQ_data_0[80];
1'd1:
SEL_ARR_rsFromPQ_data_0_69_BIT_80_70_rsFromPQ__ETC___d774 =
rsFromPQ_data_1[80];
endcase
end
always@(rsFromPQ_deqP or rsFromPQ_data_0 or rsFromPQ_data_1)
begin
case (rsFromPQ_deqP)
1'd0:
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d779 =
rsFromPQ_data_0[7];
1'd1:
SEL_ARR_rsFromPQ_data_0_69_BIT_7_76_rsFromPQ_d_ETC___d779 =
rsFromPQ_data_1[7];
endcase
end
always@(rsFromPQ_deqP or rsFromPQ_data_0 or rsFromPQ_data_1)
begin
case (rsFromPQ_deqP)
1'd0:
SEL_ARR_rsFromPQ_data_0_69_BITS_52_TO_9_01_rsF_ETC___d804 =
rsFromPQ_data_0[52:9];
1'd1:
SEL_ARR_rsFromPQ_data_0_69_BITS_52_TO_9_01_rsF_ETC___d804 =
rsFromPQ_data_1[52:9];
endcase
end
always@(level__h59265 or
SEL_ARR_rsFromPQ_data_0_69_BITS_52_TO_9_01_rsF_ETC___d804 or miss)
begin
case (level__h59265)
2'd0:
x__h91177 =
{ SEL_ARR_rsFromPQ_data_0_69_BITS_52_TO_9_01_rsF_ETC___d804,
miss[11:0] };
2'd1:
x__h91177 =
{ SEL_ARR_rsFromPQ_data_0_69_BITS_52_TO_9_01_rsF_ETC___d804[43:9],
miss[20:0] };
2'd2:
x__h91177 =
{ SEL_ARR_rsFromPQ_data_0_69_BITS_52_TO_9_01_rsF_ETC___d804[43:18],
miss[29:0] };
2'd3: x__h91177 = 56'd0;
endcase
end
always@(rsFromPQ_deqP or rsFromPQ_data_0 or rsFromPQ_data_1)
begin
case (rsFromPQ_deqP)
1'd0:
SEL_ARR_rsFromPQ_data_0_69_BIT_3_16_rsFromPQ_d_ETC___d819 =
rsFromPQ_data_0[3];
1'd1:
SEL_ARR_rsFromPQ_data_0_69_BIT_3_16_rsFromPQ_d_ETC___d819 =
rsFromPQ_data_1[3];
endcase
end
always@(rsFromPQ_deqP or rsFromPQ_data_0 or rsFromPQ_data_1)
begin
case (rsFromPQ_deqP)
1'd0:
SEL_ARR_rsFromPQ_data_0_69_BIT_5_87_rsFromPQ_d_ETC___d790 =
rsFromPQ_data_0[5];
1'd1:
SEL_ARR_rsFromPQ_data_0_69_BIT_5_87_rsFromPQ_d_ETC___d790 =
rsFromPQ_data_1[5];
endcase
end
always@(rsFromPQ_deqP or rsFromPQ_data_0 or rsFromPQ_data_1)
begin
case (rsFromPQ_deqP)
1'd0:
SEL_ARR_NOT_rsFromPQ_data_0_69_BIT_2_20_21_NOT_ETC___d825 =
!rsFromPQ_data_0[2];
1'd1:
SEL_ARR_NOT_rsFromPQ_data_0_69_BIT_2_20_21_NOT_ETC___d825 =
!rsFromPQ_data_1[2];
endcase
end
always@(rsFromPQ_deqP or rsFromPQ_data_0 or rsFromPQ_data_1)
begin
case (rsFromPQ_deqP)
1'd0:
SEL_ARR_NOT_rsFromPQ_data_0_69_BIT_4_81_82_NOT_ETC___d786 =
!rsFromPQ_data_0[4];
1'd1:
SEL_ARR_NOT_rsFromPQ_data_0_69_BIT_4_81_82_NOT_ETC___d786 =
!rsFromPQ_data_1[4];
endcase
end
always@(rsFromPQ_deqP or rsFromPQ_data_0 or rsFromPQ_data_1)
begin
case (rsFromPQ_deqP)
1'd0:
SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194 =
rsFromPQ_data_0[79:53];
1'd1:
SEL_ARR_rsFromPQ_data_0_69_BITS_79_TO_53_191_r_ETC___d1194 =
rsFromPQ_data_1[79:53];
endcase
end
always@(rsFromPQ_deqP or rsFromPQ_data_0 or rsFromPQ_data_1)
begin
case (rsFromPQ_deqP)
1'd0:
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205 =
rsFromPQ_data_0[6];
1'd1:
SEL_ARR_rsFromPQ_data_0_69_BIT_6_202_rsFromPQ__ETC___d1205 =
rsFromPQ_data_1[6];
endcase
end
always@(tlb_m_entryVec_1 or to_proc_request_put)
begin
case (tlb_m_entryVec_1[1:0])
2'd0:
CASE_tlb_m_entryVec_1_BITS_1_TO_0_0_to_proc_re_ETC__q1 =
to_proc_request_put[38:12];
2'd1:
CASE_tlb_m_entryVec_1_BITS_1_TO_0_0_to_proc_re_ETC__q1 =
{ to_proc_request_put[38:21], 9'd0 };
2'd2:
CASE_tlb_m_entryVec_1_BITS_1_TO_0_0_to_proc_re_ETC__q1 =
{ to_proc_request_put[38:30], 18'd0 };
2'd3: CASE_tlb_m_entryVec_1_BITS_1_TO_0_0_to_proc_re_ETC__q1 = 27'd0;
endcase
end
always@(tlb_m_entryVec_2 or to_proc_request_put)
begin
case (tlb_m_entryVec_2[1:0])
2'd0:
CASE_tlb_m_entryVec_2_BITS_1_TO_0_0_to_proc_re_ETC__q2 =
to_proc_request_put[38:12];
2'd1:
CASE_tlb_m_entryVec_2_BITS_1_TO_0_0_to_proc_re_ETC__q2 =
{ to_proc_request_put[38:21], 9'd0 };
2'd2:
CASE_tlb_m_entryVec_2_BITS_1_TO_0_0_to_proc_re_ETC__q2 =
{ to_proc_request_put[38:30], 18'd0 };
2'd3: CASE_tlb_m_entryVec_2_BITS_1_TO_0_0_to_proc_re_ETC__q2 = 27'd0;
endcase
end
always@(tlb_m_entryVec_0 or to_proc_request_put)
begin
case (tlb_m_entryVec_0[1:0])
2'd0:
CASE_tlb_m_entryVec_0_BITS_1_TO_0_0_to_proc_re_ETC__q3 =
to_proc_request_put[38:12];
2'd1:
CASE_tlb_m_entryVec_0_BITS_1_TO_0_0_to_proc_re_ETC__q3 =
{ to_proc_request_put[38:21], 9'd0 };
2'd2:
CASE_tlb_m_entryVec_0_BITS_1_TO_0_0_to_proc_re_ETC__q3 =
{ to_proc_request_put[38:30], 18'd0 };
2'd3: CASE_tlb_m_entryVec_0_BITS_1_TO_0_0_to_proc_re_ETC__q3 = 27'd0;
endcase
end
always@(tlb_m_entryVec_3 or to_proc_request_put)
begin
case (tlb_m_entryVec_3[1:0])
2'd0:
CASE_tlb_m_entryVec_3_BITS_1_TO_0_0_to_proc_re_ETC__q4 =
to_proc_request_put[38:12];
2'd1:
CASE_tlb_m_entryVec_3_BITS_1_TO_0_0_to_proc_re_ETC__q4 =
{ to_proc_request_put[38:21], 9'd0 };
2'd2:
CASE_tlb_m_entryVec_3_BITS_1_TO_0_0_to_proc_re_ETC__q4 =
{ to_proc_request_put[38:30], 18'd0 };
2'd3: CASE_tlb_m_entryVec_3_BITS_1_TO_0_0_to_proc_re_ETC__q4 = 27'd0;
endcase
end
always@(tlb_m_entryVec_4 or to_proc_request_put)
begin
case (tlb_m_entryVec_4[1:0])
2'd0:
CASE_tlb_m_entryVec_4_BITS_1_TO_0_0_to_proc_re_ETC__q5 =
to_proc_request_put[38:12];
2'd1:
CASE_tlb_m_entryVec_4_BITS_1_TO_0_0_to_proc_re_ETC__q5 =
{ to_proc_request_put[38:21], 9'd0 };
2'd2:
CASE_tlb_m_entryVec_4_BITS_1_TO_0_0_to_proc_re_ETC__q5 =
{ to_proc_request_put[38:30], 18'd0 };
2'd3: CASE_tlb_m_entryVec_4_BITS_1_TO_0_0_to_proc_re_ETC__q5 = 27'd0;
endcase
end
always@(tlb_m_entryVec_5 or to_proc_request_put)
begin
case (tlb_m_entryVec_5[1:0])
2'd0:
CASE_tlb_m_entryVec_5_BITS_1_TO_0_0_to_proc_re_ETC__q6 =
to_proc_request_put[38:12];
2'd1:
CASE_tlb_m_entryVec_5_BITS_1_TO_0_0_to_proc_re_ETC__q6 =
{ to_proc_request_put[38:21], 9'd0 };
2'd2:
CASE_tlb_m_entryVec_5_BITS_1_TO_0_0_to_proc_re_ETC__q6 =
{ to_proc_request_put[38:30], 18'd0 };
2'd3: CASE_tlb_m_entryVec_5_BITS_1_TO_0_0_to_proc_re_ETC__q6 = 27'd0;
endcase
end
always@(tlb_m_entryVec_6 or to_proc_request_put)
begin
case (tlb_m_entryVec_6[1:0])
2'd0:
CASE_tlb_m_entryVec_6_BITS_1_TO_0_0_to_proc_re_ETC__q7 =
to_proc_request_put[38:12];
2'd1:
CASE_tlb_m_entryVec_6_BITS_1_TO_0_0_to_proc_re_ETC__q7 =
{ to_proc_request_put[38:21], 9'd0 };
2'd2:
CASE_tlb_m_entryVec_6_BITS_1_TO_0_0_to_proc_re_ETC__q7 =
{ to_proc_request_put[38:30], 18'd0 };
2'd3: CASE_tlb_m_entryVec_6_BITS_1_TO_0_0_to_proc_re_ETC__q7 = 27'd0;
endcase
end
always@(tlb_m_entryVec_7 or to_proc_request_put)
begin
case (tlb_m_entryVec_7[1:0])
2'd0:
CASE_tlb_m_entryVec_7_BITS_1_TO_0_0_to_proc_re_ETC__q8 =
to_proc_request_put[38:12];
2'd1:
CASE_tlb_m_entryVec_7_BITS_1_TO_0_0_to_proc_re_ETC__q8 =
{ to_proc_request_put[38:21], 9'd0 };
2'd2:
CASE_tlb_m_entryVec_7_BITS_1_TO_0_0_to_proc_re_ETC__q8 =
{ to_proc_request_put[38:30], 18'd0 };
2'd3: CASE_tlb_m_entryVec_7_BITS_1_TO_0_0_to_proc_re_ETC__q8 = 27'd0;
endcase
end
always@(tlb_m_entryVec_8 or to_proc_request_put)
begin
case (tlb_m_entryVec_8[1:0])
2'd0:
CASE_tlb_m_entryVec_8_BITS_1_TO_0_0_to_proc_re_ETC__q9 =
to_proc_request_put[38:12];
2'd1:
CASE_tlb_m_entryVec_8_BITS_1_TO_0_0_to_proc_re_ETC__q9 =
{ to_proc_request_put[38:21], 9'd0 };
2'd2:
CASE_tlb_m_entryVec_8_BITS_1_TO_0_0_to_proc_re_ETC__q9 =
{ to_proc_request_put[38:30], 18'd0 };
2'd3: CASE_tlb_m_entryVec_8_BITS_1_TO_0_0_to_proc_re_ETC__q9 = 27'd0;
endcase
end
always@(tlb_m_entryVec_9 or to_proc_request_put)
begin
case (tlb_m_entryVec_9[1:0])
2'd0:
CASE_tlb_m_entryVec_9_BITS_1_TO_0_0_to_proc_re_ETC__q10 =
to_proc_request_put[38:12];
2'd1:
CASE_tlb_m_entryVec_9_BITS_1_TO_0_0_to_proc_re_ETC__q10 =
{ to_proc_request_put[38:21], 9'd0 };
2'd2:
CASE_tlb_m_entryVec_9_BITS_1_TO_0_0_to_proc_re_ETC__q10 =
{ to_proc_request_put[38:30], 18'd0 };
2'd3: CASE_tlb_m_entryVec_9_BITS_1_TO_0_0_to_proc_re_ETC__q10 = 27'd0;
endcase
end
always@(tlb_m_entryVec_10 or to_proc_request_put)
begin
case (tlb_m_entryVec_10[1:0])
2'd0:
CASE_tlb_m_entryVec_10_BITS_1_TO_0_0_to_proc_r_ETC__q11 =
to_proc_request_put[38:12];
2'd1:
CASE_tlb_m_entryVec_10_BITS_1_TO_0_0_to_proc_r_ETC__q11 =
{ to_proc_request_put[38:21], 9'd0 };
2'd2:
CASE_tlb_m_entryVec_10_BITS_1_TO_0_0_to_proc_r_ETC__q11 =
{ to_proc_request_put[38:30], 18'd0 };
2'd3: CASE_tlb_m_entryVec_10_BITS_1_TO_0_0_to_proc_r_ETC__q11 = 27'd0;
endcase
end
always@(tlb_m_entryVec_11 or to_proc_request_put)
begin
case (tlb_m_entryVec_11[1:0])
2'd0:
CASE_tlb_m_entryVec_11_BITS_1_TO_0_0_to_proc_r_ETC__q12 =
to_proc_request_put[38:12];
2'd1:
CASE_tlb_m_entryVec_11_BITS_1_TO_0_0_to_proc_r_ETC__q12 =
{ to_proc_request_put[38:21], 9'd0 };
2'd2:
CASE_tlb_m_entryVec_11_BITS_1_TO_0_0_to_proc_r_ETC__q12 =
{ to_proc_request_put[38:30], 18'd0 };
2'd3: CASE_tlb_m_entryVec_11_BITS_1_TO_0_0_to_proc_r_ETC__q12 = 27'd0;
endcase
end
always@(tlb_m_entryVec_12 or to_proc_request_put)
begin
case (tlb_m_entryVec_12[1:0])
2'd0:
CASE_tlb_m_entryVec_12_BITS_1_TO_0_0_to_proc_r_ETC__q13 =
to_proc_request_put[38:12];
2'd1:
CASE_tlb_m_entryVec_12_BITS_1_TO_0_0_to_proc_r_ETC__q13 =
{ to_proc_request_put[38:21], 9'd0 };
2'd2:
CASE_tlb_m_entryVec_12_BITS_1_TO_0_0_to_proc_r_ETC__q13 =
{ to_proc_request_put[38:30], 18'd0 };
2'd3: CASE_tlb_m_entryVec_12_BITS_1_TO_0_0_to_proc_r_ETC__q13 = 27'd0;
endcase
end
always@(tlb_m_entryVec_13 or to_proc_request_put)
begin
case (tlb_m_entryVec_13[1:0])
2'd0:
CASE_tlb_m_entryVec_13_BITS_1_TO_0_0_to_proc_r_ETC__q14 =
to_proc_request_put[38:12];
2'd1:
CASE_tlb_m_entryVec_13_BITS_1_TO_0_0_to_proc_r_ETC__q14 =
{ to_proc_request_put[38:21], 9'd0 };
2'd2:
CASE_tlb_m_entryVec_13_BITS_1_TO_0_0_to_proc_r_ETC__q14 =
{ to_proc_request_put[38:30], 18'd0 };
2'd3: CASE_tlb_m_entryVec_13_BITS_1_TO_0_0_to_proc_r_ETC__q14 = 27'd0;
endcase
end
always@(tlb_m_entryVec_14 or to_proc_request_put)
begin
case (tlb_m_entryVec_14[1:0])
2'd0:
CASE_tlb_m_entryVec_14_BITS_1_TO_0_0_to_proc_r_ETC__q15 =
to_proc_request_put[38:12];
2'd1:
CASE_tlb_m_entryVec_14_BITS_1_TO_0_0_to_proc_r_ETC__q15 =
{ to_proc_request_put[38:21], 9'd0 };
2'd2:
CASE_tlb_m_entryVec_14_BITS_1_TO_0_0_to_proc_r_ETC__q15 =
{ to_proc_request_put[38:30], 18'd0 };
2'd3: CASE_tlb_m_entryVec_14_BITS_1_TO_0_0_to_proc_r_ETC__q15 = 27'd0;
endcase
end
always@(tlb_m_entryVec_15 or to_proc_request_put)
begin
case (tlb_m_entryVec_15[1:0])
2'd0:
CASE_tlb_m_entryVec_15_BITS_1_TO_0_0_to_proc_r_ETC__q16 =
to_proc_request_put[38:12];
2'd1:
CASE_tlb_m_entryVec_15_BITS_1_TO_0_0_to_proc_r_ETC__q16 =
{ to_proc_request_put[38:21], 9'd0 };
2'd2:
CASE_tlb_m_entryVec_15_BITS_1_TO_0_0_to_proc_r_ETC__q16 =
{ to_proc_request_put[38:30], 18'd0 };
2'd3: CASE_tlb_m_entryVec_15_BITS_1_TO_0_0_to_proc_r_ETC__q16 = 27'd0;
endcase
end
always@(tlb_m_entryVec_16 or to_proc_request_put)
begin
case (tlb_m_entryVec_16[1:0])
2'd0:
CASE_tlb_m_entryVec_16_BITS_1_TO_0_0_to_proc_r_ETC__q17 =
to_proc_request_put[38:12];
2'd1:
CASE_tlb_m_entryVec_16_BITS_1_TO_0_0_to_proc_r_ETC__q17 =
{ to_proc_request_put[38:21], 9'd0 };
2'd2:
CASE_tlb_m_entryVec_16_BITS_1_TO_0_0_to_proc_r_ETC__q17 =
{ to_proc_request_put[38:30], 18'd0 };
2'd3: CASE_tlb_m_entryVec_16_BITS_1_TO_0_0_to_proc_r_ETC__q17 = 27'd0;
endcase
end
always@(tlb_m_entryVec_17 or to_proc_request_put)
begin
case (tlb_m_entryVec_17[1:0])
2'd0:
CASE_tlb_m_entryVec_17_BITS_1_TO_0_0_to_proc_r_ETC__q18 =
to_proc_request_put[38:12];
2'd1:
CASE_tlb_m_entryVec_17_BITS_1_TO_0_0_to_proc_r_ETC__q18 =
{ to_proc_request_put[38:21], 9'd0 };
2'd2:
CASE_tlb_m_entryVec_17_BITS_1_TO_0_0_to_proc_r_ETC__q18 =
{ to_proc_request_put[38:30], 18'd0 };
2'd3: CASE_tlb_m_entryVec_17_BITS_1_TO_0_0_to_proc_r_ETC__q18 = 27'd0;
endcase
end
always@(tlb_m_entryVec_18 or to_proc_request_put)
begin
case (tlb_m_entryVec_18[1:0])
2'd0:
CASE_tlb_m_entryVec_18_BITS_1_TO_0_0_to_proc_r_ETC__q19 =
to_proc_request_put[38:12];
2'd1:
CASE_tlb_m_entryVec_18_BITS_1_TO_0_0_to_proc_r_ETC__q19 =
{ to_proc_request_put[38:21], 9'd0 };
2'd2:
CASE_tlb_m_entryVec_18_BITS_1_TO_0_0_to_proc_r_ETC__q19 =
{ to_proc_request_put[38:30], 18'd0 };
2'd3: CASE_tlb_m_entryVec_18_BITS_1_TO_0_0_to_proc_r_ETC__q19 = 27'd0;
endcase
end
always@(tlb_m_entryVec_19 or to_proc_request_put)
begin
case (tlb_m_entryVec_19[1:0])
2'd0:
CASE_tlb_m_entryVec_19_BITS_1_TO_0_0_to_proc_r_ETC__q20 =
to_proc_request_put[38:12];
2'd1:
CASE_tlb_m_entryVec_19_BITS_1_TO_0_0_to_proc_r_ETC__q20 =
{ to_proc_request_put[38:21], 9'd0 };
2'd2:
CASE_tlb_m_entryVec_19_BITS_1_TO_0_0_to_proc_r_ETC__q20 =
{ to_proc_request_put[38:30], 18'd0 };
2'd3: CASE_tlb_m_entryVec_19_BITS_1_TO_0_0_to_proc_r_ETC__q20 = 27'd0;
endcase
end
always@(tlb_m_entryVec_20 or to_proc_request_put)
begin
case (tlb_m_entryVec_20[1:0])
2'd0:
CASE_tlb_m_entryVec_20_BITS_1_TO_0_0_to_proc_r_ETC__q21 =
to_proc_request_put[38:12];
2'd1:
CASE_tlb_m_entryVec_20_BITS_1_TO_0_0_to_proc_r_ETC__q21 =
{ to_proc_request_put[38:21], 9'd0 };
2'd2:
CASE_tlb_m_entryVec_20_BITS_1_TO_0_0_to_proc_r_ETC__q21 =
{ to_proc_request_put[38:30], 18'd0 };
2'd3: CASE_tlb_m_entryVec_20_BITS_1_TO_0_0_to_proc_r_ETC__q21 = 27'd0;
endcase
end
always@(tlb_m_entryVec_21 or to_proc_request_put)
begin
case (tlb_m_entryVec_21[1:0])
2'd0:
CASE_tlb_m_entryVec_21_BITS_1_TO_0_0_to_proc_r_ETC__q22 =
to_proc_request_put[38:12];
2'd1:
CASE_tlb_m_entryVec_21_BITS_1_TO_0_0_to_proc_r_ETC__q22 =
{ to_proc_request_put[38:21], 9'd0 };
2'd2:
CASE_tlb_m_entryVec_21_BITS_1_TO_0_0_to_proc_r_ETC__q22 =
{ to_proc_request_put[38:30], 18'd0 };
2'd3: CASE_tlb_m_entryVec_21_BITS_1_TO_0_0_to_proc_r_ETC__q22 = 27'd0;
endcase
end
always@(tlb_m_entryVec_22 or to_proc_request_put)
begin
case (tlb_m_entryVec_22[1:0])
2'd0:
CASE_tlb_m_entryVec_22_BITS_1_TO_0_0_to_proc_r_ETC__q23 =
to_proc_request_put[38:12];
2'd1:
CASE_tlb_m_entryVec_22_BITS_1_TO_0_0_to_proc_r_ETC__q23 =
{ to_proc_request_put[38:21], 9'd0 };
2'd2:
CASE_tlb_m_entryVec_22_BITS_1_TO_0_0_to_proc_r_ETC__q23 =
{ to_proc_request_put[38:30], 18'd0 };
2'd3: CASE_tlb_m_entryVec_22_BITS_1_TO_0_0_to_proc_r_ETC__q23 = 27'd0;
endcase
end
always@(tlb_m_entryVec_23 or to_proc_request_put)
begin
case (tlb_m_entryVec_23[1:0])
2'd0:
CASE_tlb_m_entryVec_23_BITS_1_TO_0_0_to_proc_r_ETC__q24 =
to_proc_request_put[38:12];
2'd1:
CASE_tlb_m_entryVec_23_BITS_1_TO_0_0_to_proc_r_ETC__q24 =
{ to_proc_request_put[38:21], 9'd0 };
2'd2:
CASE_tlb_m_entryVec_23_BITS_1_TO_0_0_to_proc_r_ETC__q24 =
{ to_proc_request_put[38:30], 18'd0 };
2'd3: CASE_tlb_m_entryVec_23_BITS_1_TO_0_0_to_proc_r_ETC__q24 = 27'd0;
endcase
end
always@(tlb_m_entryVec_24 or to_proc_request_put)
begin
case (tlb_m_entryVec_24[1:0])
2'd0:
CASE_tlb_m_entryVec_24_BITS_1_TO_0_0_to_proc_r_ETC__q25 =
to_proc_request_put[38:12];
2'd1:
CASE_tlb_m_entryVec_24_BITS_1_TO_0_0_to_proc_r_ETC__q25 =
{ to_proc_request_put[38:21], 9'd0 };
2'd2:
CASE_tlb_m_entryVec_24_BITS_1_TO_0_0_to_proc_r_ETC__q25 =
{ to_proc_request_put[38:30], 18'd0 };
2'd3: CASE_tlb_m_entryVec_24_BITS_1_TO_0_0_to_proc_r_ETC__q25 = 27'd0;
endcase
end
always@(tlb_m_entryVec_25 or to_proc_request_put)
begin
case (tlb_m_entryVec_25[1:0])
2'd0:
CASE_tlb_m_entryVec_25_BITS_1_TO_0_0_to_proc_r_ETC__q26 =
to_proc_request_put[38:12];
2'd1:
CASE_tlb_m_entryVec_25_BITS_1_TO_0_0_to_proc_r_ETC__q26 =
{ to_proc_request_put[38:21], 9'd0 };
2'd2:
CASE_tlb_m_entryVec_25_BITS_1_TO_0_0_to_proc_r_ETC__q26 =
{ to_proc_request_put[38:30], 18'd0 };
2'd3: CASE_tlb_m_entryVec_25_BITS_1_TO_0_0_to_proc_r_ETC__q26 = 27'd0;
endcase
end
always@(tlb_m_entryVec_26 or to_proc_request_put)
begin
case (tlb_m_entryVec_26[1:0])
2'd0:
CASE_tlb_m_entryVec_26_BITS_1_TO_0_0_to_proc_r_ETC__q27 =
to_proc_request_put[38:12];
2'd1:
CASE_tlb_m_entryVec_26_BITS_1_TO_0_0_to_proc_r_ETC__q27 =
{ to_proc_request_put[38:21], 9'd0 };
2'd2:
CASE_tlb_m_entryVec_26_BITS_1_TO_0_0_to_proc_r_ETC__q27 =
{ to_proc_request_put[38:30], 18'd0 };
2'd3: CASE_tlb_m_entryVec_26_BITS_1_TO_0_0_to_proc_r_ETC__q27 = 27'd0;
endcase
end
always@(tlb_m_entryVec_27 or to_proc_request_put)
begin
case (tlb_m_entryVec_27[1:0])
2'd0:
CASE_tlb_m_entryVec_27_BITS_1_TO_0_0_to_proc_r_ETC__q28 =
to_proc_request_put[38:12];
2'd1:
CASE_tlb_m_entryVec_27_BITS_1_TO_0_0_to_proc_r_ETC__q28 =
{ to_proc_request_put[38:21], 9'd0 };
2'd2:
CASE_tlb_m_entryVec_27_BITS_1_TO_0_0_to_proc_r_ETC__q28 =
{ to_proc_request_put[38:30], 18'd0 };
2'd3: CASE_tlb_m_entryVec_27_BITS_1_TO_0_0_to_proc_r_ETC__q28 = 27'd0;
endcase
end
always@(tlb_m_entryVec_28 or to_proc_request_put)
begin
case (tlb_m_entryVec_28[1:0])
2'd0:
CASE_tlb_m_entryVec_28_BITS_1_TO_0_0_to_proc_r_ETC__q29 =
to_proc_request_put[38:12];
2'd1:
CASE_tlb_m_entryVec_28_BITS_1_TO_0_0_to_proc_r_ETC__q29 =
{ to_proc_request_put[38:21], 9'd0 };
2'd2:
CASE_tlb_m_entryVec_28_BITS_1_TO_0_0_to_proc_r_ETC__q29 =
{ to_proc_request_put[38:30], 18'd0 };
2'd3: CASE_tlb_m_entryVec_28_BITS_1_TO_0_0_to_proc_r_ETC__q29 = 27'd0;
endcase
end
always@(tlb_m_entryVec_29 or to_proc_request_put)
begin
case (tlb_m_entryVec_29[1:0])
2'd0:
CASE_tlb_m_entryVec_29_BITS_1_TO_0_0_to_proc_r_ETC__q30 =
to_proc_request_put[38:12];
2'd1:
CASE_tlb_m_entryVec_29_BITS_1_TO_0_0_to_proc_r_ETC__q30 =
{ to_proc_request_put[38:21], 9'd0 };
2'd2:
CASE_tlb_m_entryVec_29_BITS_1_TO_0_0_to_proc_r_ETC__q30 =
{ to_proc_request_put[38:30], 18'd0 };
2'd3: CASE_tlb_m_entryVec_29_BITS_1_TO_0_0_to_proc_r_ETC__q30 = 27'd0;
endcase
end
always@(tlb_m_entryVec_30 or to_proc_request_put)
begin
case (tlb_m_entryVec_30[1:0])
2'd0:
CASE_tlb_m_entryVec_30_BITS_1_TO_0_0_to_proc_r_ETC__q31 =
to_proc_request_put[38:12];
2'd1:
CASE_tlb_m_entryVec_30_BITS_1_TO_0_0_to_proc_r_ETC__q31 =
{ to_proc_request_put[38:21], 9'd0 };
2'd2:
CASE_tlb_m_entryVec_30_BITS_1_TO_0_0_to_proc_r_ETC__q31 =
{ to_proc_request_put[38:30], 18'd0 };
2'd3: CASE_tlb_m_entryVec_30_BITS_1_TO_0_0_to_proc_r_ETC__q31 = 27'd0;
endcase
end
always@(tlb_m_entryVec_31 or to_proc_request_put)
begin
case (tlb_m_entryVec_31[1:0])
2'd0:
CASE_tlb_m_entryVec_31_BITS_1_TO_0_0_to_proc_r_ETC__q32 =
to_proc_request_put[38:12];
2'd1:
CASE_tlb_m_entryVec_31_BITS_1_TO_0_0_to_proc_r_ETC__q32 =
{ to_proc_request_put[38:21], 9'd0 };
2'd2:
CASE_tlb_m_entryVec_31_BITS_1_TO_0_0_to_proc_r_ETC__q32 =
{ to_proc_request_put[38:30], 18'd0 };
2'd3: CASE_tlb_m_entryVec_31_BITS_1_TO_0_0_to_proc_r_ETC__q32 = 27'd0;
endcase
end
always@(idx__h96149 or
tlb_m_entryVec_0 or
tlb_m_entryVec_1 or
tlb_m_entryVec_2 or
tlb_m_entryVec_3 or
tlb_m_entryVec_4 or
tlb_m_entryVec_5 or
tlb_m_entryVec_6 or
tlb_m_entryVec_7 or
tlb_m_entryVec_8 or
tlb_m_entryVec_9 or
tlb_m_entryVec_10 or
tlb_m_entryVec_11 or
tlb_m_entryVec_12 or
tlb_m_entryVec_13 or
tlb_m_entryVec_14 or
tlb_m_entryVec_15 or
tlb_m_entryVec_16 or
tlb_m_entryVec_17 or
tlb_m_entryVec_18 or
tlb_m_entryVec_19 or
tlb_m_entryVec_20 or
tlb_m_entryVec_21 or
tlb_m_entryVec_22 or
tlb_m_entryVec_23 or
tlb_m_entryVec_24 or
tlb_m_entryVec_25 or
tlb_m_entryVec_26 or
tlb_m_entryVec_27 or
tlb_m_entryVec_28 or
tlb_m_entryVec_29 or tlb_m_entryVec_30 or tlb_m_entryVec_31)
begin
case (idx__h96149)
5'd0: ppn__h101165 = tlb_m_entryVec_0[52:9];
5'd1: ppn__h101165 = tlb_m_entryVec_1[52:9];
5'd2: ppn__h101165 = tlb_m_entryVec_2[52:9];
5'd3: ppn__h101165 = tlb_m_entryVec_3[52:9];
5'd4: ppn__h101165 = tlb_m_entryVec_4[52:9];
5'd5: ppn__h101165 = tlb_m_entryVec_5[52:9];
5'd6: ppn__h101165 = tlb_m_entryVec_6[52:9];
5'd7: ppn__h101165 = tlb_m_entryVec_7[52:9];
5'd8: ppn__h101165 = tlb_m_entryVec_8[52:9];
5'd9: ppn__h101165 = tlb_m_entryVec_9[52:9];
5'd10: ppn__h101165 = tlb_m_entryVec_10[52:9];
5'd11: ppn__h101165 = tlb_m_entryVec_11[52:9];
5'd12: ppn__h101165 = tlb_m_entryVec_12[52:9];
5'd13: ppn__h101165 = tlb_m_entryVec_13[52:9];
5'd14: ppn__h101165 = tlb_m_entryVec_14[52:9];
5'd15: ppn__h101165 = tlb_m_entryVec_15[52:9];
5'd16: ppn__h101165 = tlb_m_entryVec_16[52:9];
5'd17: ppn__h101165 = tlb_m_entryVec_17[52:9];
5'd18: ppn__h101165 = tlb_m_entryVec_18[52:9];
5'd19: ppn__h101165 = tlb_m_entryVec_19[52:9];
5'd20: ppn__h101165 = tlb_m_entryVec_20[52:9];
5'd21: ppn__h101165 = tlb_m_entryVec_21[52:9];
5'd22: ppn__h101165 = tlb_m_entryVec_22[52:9];
5'd23: ppn__h101165 = tlb_m_entryVec_23[52:9];
5'd24: ppn__h101165 = tlb_m_entryVec_24[52:9];
5'd25: ppn__h101165 = tlb_m_entryVec_25[52:9];
5'd26: ppn__h101165 = tlb_m_entryVec_26[52:9];
5'd27: ppn__h101165 = tlb_m_entryVec_27[52:9];
5'd28: ppn__h101165 = tlb_m_entryVec_28[52:9];
5'd29: ppn__h101165 = tlb_m_entryVec_29[52:9];
5'd30: ppn__h101165 = tlb_m_entryVec_30[52:9];
5'd31: ppn__h101165 = tlb_m_entryVec_31[52:9];
endcase
end
always@(idx__h96149 or
tlb_m_entryVec_0 or
tlb_m_entryVec_1 or
tlb_m_entryVec_2 or
tlb_m_entryVec_3 or
tlb_m_entryVec_4 or
tlb_m_entryVec_5 or
tlb_m_entryVec_6 or
tlb_m_entryVec_7 or
tlb_m_entryVec_8 or
tlb_m_entryVec_9 or
tlb_m_entryVec_10 or
tlb_m_entryVec_11 or
tlb_m_entryVec_12 or
tlb_m_entryVec_13 or
tlb_m_entryVec_14 or
tlb_m_entryVec_15 or
tlb_m_entryVec_16 or
tlb_m_entryVec_17 or
tlb_m_entryVec_18 or
tlb_m_entryVec_19 or
tlb_m_entryVec_20 or
tlb_m_entryVec_21 or
tlb_m_entryVec_22 or
tlb_m_entryVec_23 or
tlb_m_entryVec_24 or
tlb_m_entryVec_25 or
tlb_m_entryVec_26 or
tlb_m_entryVec_27 or
tlb_m_entryVec_28 or
tlb_m_entryVec_29 or tlb_m_entryVec_30 or tlb_m_entryVec_31)
begin
case (idx__h96149)
5'd0: level__h96163 = tlb_m_entryVec_0[1:0];
5'd1: level__h96163 = tlb_m_entryVec_1[1:0];
5'd2: level__h96163 = tlb_m_entryVec_2[1:0];
5'd3: level__h96163 = tlb_m_entryVec_3[1:0];
5'd4: level__h96163 = tlb_m_entryVec_4[1:0];
5'd5: level__h96163 = tlb_m_entryVec_5[1:0];
5'd6: level__h96163 = tlb_m_entryVec_6[1:0];
5'd7: level__h96163 = tlb_m_entryVec_7[1:0];
5'd8: level__h96163 = tlb_m_entryVec_8[1:0];
5'd9: level__h96163 = tlb_m_entryVec_9[1:0];
5'd10: level__h96163 = tlb_m_entryVec_10[1:0];
5'd11: level__h96163 = tlb_m_entryVec_11[1:0];
5'd12: level__h96163 = tlb_m_entryVec_12[1:0];
5'd13: level__h96163 = tlb_m_entryVec_13[1:0];
5'd14: level__h96163 = tlb_m_entryVec_14[1:0];
5'd15: level__h96163 = tlb_m_entryVec_15[1:0];
5'd16: level__h96163 = tlb_m_entryVec_16[1:0];
5'd17: level__h96163 = tlb_m_entryVec_17[1:0];
5'd18: level__h96163 = tlb_m_entryVec_18[1:0];
5'd19: level__h96163 = tlb_m_entryVec_19[1:0];
5'd20: level__h96163 = tlb_m_entryVec_20[1:0];
5'd21: level__h96163 = tlb_m_entryVec_21[1:0];
5'd22: level__h96163 = tlb_m_entryVec_22[1:0];
5'd23: level__h96163 = tlb_m_entryVec_23[1:0];
5'd24: level__h96163 = tlb_m_entryVec_24[1:0];
5'd25: level__h96163 = tlb_m_entryVec_25[1:0];
5'd26: level__h96163 = tlb_m_entryVec_26[1:0];
5'd27: level__h96163 = tlb_m_entryVec_27[1:0];
5'd28: level__h96163 = tlb_m_entryVec_28[1:0];
5'd29: level__h96163 = tlb_m_entryVec_29[1:0];
5'd30: level__h96163 = tlb_m_entryVec_30[1:0];
5'd31: level__h96163 = tlb_m_entryVec_31[1:0];
endcase
end
always@(level__h96163 or ppn__h101165 or to_proc_request_put)
begin
case (level__h96163)
2'd0: x__h101169 = { ppn__h101165, to_proc_request_put[11:0] };
2'd1: x__h101169 = { ppn__h101165[43:9], to_proc_request_put[20:0] };
2'd2: x__h101169 = { ppn__h101165[43:18], to_proc_request_put[29:0] };
2'd3: x__h101169 = 56'd0;
endcase
end
always@(idx__h96149 or
tlb_m_entryVec_0 or
tlb_m_entryVec_1 or
tlb_m_entryVec_2 or
tlb_m_entryVec_3 or
tlb_m_entryVec_4 or
tlb_m_entryVec_5 or
tlb_m_entryVec_6 or
tlb_m_entryVec_7 or
tlb_m_entryVec_8 or
tlb_m_entryVec_9 or
tlb_m_entryVec_10 or
tlb_m_entryVec_11 or
tlb_m_entryVec_12 or
tlb_m_entryVec_13 or
tlb_m_entryVec_14 or
tlb_m_entryVec_15 or
tlb_m_entryVec_16 or
tlb_m_entryVec_17 or
tlb_m_entryVec_18 or
tlb_m_entryVec_19 or
tlb_m_entryVec_20 or
tlb_m_entryVec_21 or
tlb_m_entryVec_22 or
tlb_m_entryVec_23 or
tlb_m_entryVec_24 or
tlb_m_entryVec_25 or
tlb_m_entryVec_26 or
tlb_m_entryVec_27 or
tlb_m_entryVec_28 or
tlb_m_entryVec_29 or tlb_m_entryVec_30 or tlb_m_entryVec_31)
begin
case (idx__h96149)
5'd0:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_175_ETC___d2239 =
!tlb_m_entryVec_0[4];
5'd1:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_175_ETC___d2239 =
!tlb_m_entryVec_1[4];
5'd2:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_175_ETC___d2239 =
!tlb_m_entryVec_2[4];
5'd3:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_175_ETC___d2239 =
!tlb_m_entryVec_3[4];
5'd4:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_175_ETC___d2239 =
!tlb_m_entryVec_4[4];
5'd5:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_175_ETC___d2239 =
!tlb_m_entryVec_5[4];
5'd6:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_175_ETC___d2239 =
!tlb_m_entryVec_6[4];
5'd7:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_175_ETC___d2239 =
!tlb_m_entryVec_7[4];
5'd8:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_175_ETC___d2239 =
!tlb_m_entryVec_8[4];
5'd9:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_175_ETC___d2239 =
!tlb_m_entryVec_9[4];
5'd10:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_175_ETC___d2239 =
!tlb_m_entryVec_10[4];
5'd11:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_175_ETC___d2239 =
!tlb_m_entryVec_11[4];
5'd12:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_175_ETC___d2239 =
!tlb_m_entryVec_12[4];
5'd13:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_175_ETC___d2239 =
!tlb_m_entryVec_13[4];
5'd14:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_175_ETC___d2239 =
!tlb_m_entryVec_14[4];
5'd15:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_175_ETC___d2239 =
!tlb_m_entryVec_15[4];
5'd16:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_175_ETC___d2239 =
!tlb_m_entryVec_16[4];
5'd17:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_175_ETC___d2239 =
!tlb_m_entryVec_17[4];
5'd18:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_175_ETC___d2239 =
!tlb_m_entryVec_18[4];
5'd19:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_175_ETC___d2239 =
!tlb_m_entryVec_19[4];
5'd20:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_175_ETC___d2239 =
!tlb_m_entryVec_20[4];
5'd21:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_175_ETC___d2239 =
!tlb_m_entryVec_21[4];
5'd22:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_175_ETC___d2239 =
!tlb_m_entryVec_22[4];
5'd23:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_175_ETC___d2239 =
!tlb_m_entryVec_23[4];
5'd24:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_175_ETC___d2239 =
!tlb_m_entryVec_24[4];
5'd25:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_175_ETC___d2239 =
!tlb_m_entryVec_25[4];
5'd26:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_175_ETC___d2239 =
!tlb_m_entryVec_26[4];
5'd27:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_175_ETC___d2239 =
!tlb_m_entryVec_27[4];
5'd28:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_175_ETC___d2239 =
!tlb_m_entryVec_28[4];
5'd29:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_175_ETC___d2239 =
!tlb_m_entryVec_29[4];
5'd30:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_175_ETC___d2239 =
!tlb_m_entryVec_30[4];
5'd31:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_4_174_175_ETC___d2239 =
!tlb_m_entryVec_31[4];
endcase
end
always@(idx__h96149 or
tlb_m_entryVec_0 or
tlb_m_entryVec_1 or
tlb_m_entryVec_2 or
tlb_m_entryVec_3 or
tlb_m_entryVec_4 or
tlb_m_entryVec_5 or
tlb_m_entryVec_6 or
tlb_m_entryVec_7 or
tlb_m_entryVec_8 or
tlb_m_entryVec_9 or
tlb_m_entryVec_10 or
tlb_m_entryVec_11 or
tlb_m_entryVec_12 or
tlb_m_entryVec_13 or
tlb_m_entryVec_14 or
tlb_m_entryVec_15 or
tlb_m_entryVec_16 or
tlb_m_entryVec_17 or
tlb_m_entryVec_18 or
tlb_m_entryVec_19 or
tlb_m_entryVec_20 or
tlb_m_entryVec_21 or
tlb_m_entryVec_22 or
tlb_m_entryVec_23 or
tlb_m_entryVec_24 or
tlb_m_entryVec_25 or
tlb_m_entryVec_26 or
tlb_m_entryVec_27 or
tlb_m_entryVec_28 or
tlb_m_entryVec_29 or tlb_m_entryVec_30 or tlb_m_entryVec_31)
begin
case (idx__h96149)
5'd0:
SEL_ARR_tlb_m_entryVec_0_189_BIT_3_323_tlb_m_e_ETC___d2356 =
tlb_m_entryVec_0[3];
5'd1:
SEL_ARR_tlb_m_entryVec_0_189_BIT_3_323_tlb_m_e_ETC___d2356 =
tlb_m_entryVec_1[3];
5'd2:
SEL_ARR_tlb_m_entryVec_0_189_BIT_3_323_tlb_m_e_ETC___d2356 =
tlb_m_entryVec_2[3];
5'd3:
SEL_ARR_tlb_m_entryVec_0_189_BIT_3_323_tlb_m_e_ETC___d2356 =
tlb_m_entryVec_3[3];
5'd4:
SEL_ARR_tlb_m_entryVec_0_189_BIT_3_323_tlb_m_e_ETC___d2356 =
tlb_m_entryVec_4[3];
5'd5:
SEL_ARR_tlb_m_entryVec_0_189_BIT_3_323_tlb_m_e_ETC___d2356 =
tlb_m_entryVec_5[3];
5'd6:
SEL_ARR_tlb_m_entryVec_0_189_BIT_3_323_tlb_m_e_ETC___d2356 =
tlb_m_entryVec_6[3];
5'd7:
SEL_ARR_tlb_m_entryVec_0_189_BIT_3_323_tlb_m_e_ETC___d2356 =
tlb_m_entryVec_7[3];
5'd8:
SEL_ARR_tlb_m_entryVec_0_189_BIT_3_323_tlb_m_e_ETC___d2356 =
tlb_m_entryVec_8[3];
5'd9:
SEL_ARR_tlb_m_entryVec_0_189_BIT_3_323_tlb_m_e_ETC___d2356 =
tlb_m_entryVec_9[3];
5'd10:
SEL_ARR_tlb_m_entryVec_0_189_BIT_3_323_tlb_m_e_ETC___d2356 =
tlb_m_entryVec_10[3];
5'd11:
SEL_ARR_tlb_m_entryVec_0_189_BIT_3_323_tlb_m_e_ETC___d2356 =
tlb_m_entryVec_11[3];
5'd12:
SEL_ARR_tlb_m_entryVec_0_189_BIT_3_323_tlb_m_e_ETC___d2356 =
tlb_m_entryVec_12[3];
5'd13:
SEL_ARR_tlb_m_entryVec_0_189_BIT_3_323_tlb_m_e_ETC___d2356 =
tlb_m_entryVec_13[3];
5'd14:
SEL_ARR_tlb_m_entryVec_0_189_BIT_3_323_tlb_m_e_ETC___d2356 =
tlb_m_entryVec_14[3];
5'd15:
SEL_ARR_tlb_m_entryVec_0_189_BIT_3_323_tlb_m_e_ETC___d2356 =
tlb_m_entryVec_15[3];
5'd16:
SEL_ARR_tlb_m_entryVec_0_189_BIT_3_323_tlb_m_e_ETC___d2356 =
tlb_m_entryVec_16[3];
5'd17:
SEL_ARR_tlb_m_entryVec_0_189_BIT_3_323_tlb_m_e_ETC___d2356 =
tlb_m_entryVec_17[3];
5'd18:
SEL_ARR_tlb_m_entryVec_0_189_BIT_3_323_tlb_m_e_ETC___d2356 =
tlb_m_entryVec_18[3];
5'd19:
SEL_ARR_tlb_m_entryVec_0_189_BIT_3_323_tlb_m_e_ETC___d2356 =
tlb_m_entryVec_19[3];
5'd20:
SEL_ARR_tlb_m_entryVec_0_189_BIT_3_323_tlb_m_e_ETC___d2356 =
tlb_m_entryVec_20[3];
5'd21:
SEL_ARR_tlb_m_entryVec_0_189_BIT_3_323_tlb_m_e_ETC___d2356 =
tlb_m_entryVec_21[3];
5'd22:
SEL_ARR_tlb_m_entryVec_0_189_BIT_3_323_tlb_m_e_ETC___d2356 =
tlb_m_entryVec_22[3];
5'd23:
SEL_ARR_tlb_m_entryVec_0_189_BIT_3_323_tlb_m_e_ETC___d2356 =
tlb_m_entryVec_23[3];
5'd24:
SEL_ARR_tlb_m_entryVec_0_189_BIT_3_323_tlb_m_e_ETC___d2356 =
tlb_m_entryVec_24[3];
5'd25:
SEL_ARR_tlb_m_entryVec_0_189_BIT_3_323_tlb_m_e_ETC___d2356 =
tlb_m_entryVec_25[3];
5'd26:
SEL_ARR_tlb_m_entryVec_0_189_BIT_3_323_tlb_m_e_ETC___d2356 =
tlb_m_entryVec_26[3];
5'd27:
SEL_ARR_tlb_m_entryVec_0_189_BIT_3_323_tlb_m_e_ETC___d2356 =
tlb_m_entryVec_27[3];
5'd28:
SEL_ARR_tlb_m_entryVec_0_189_BIT_3_323_tlb_m_e_ETC___d2356 =
tlb_m_entryVec_28[3];
5'd29:
SEL_ARR_tlb_m_entryVec_0_189_BIT_3_323_tlb_m_e_ETC___d2356 =
tlb_m_entryVec_29[3];
5'd30:
SEL_ARR_tlb_m_entryVec_0_189_BIT_3_323_tlb_m_e_ETC___d2356 =
tlb_m_entryVec_30[3];
5'd31:
SEL_ARR_tlb_m_entryVec_0_189_BIT_3_323_tlb_m_e_ETC___d2356 =
tlb_m_entryVec_31[3];
endcase
end
always@(idx__h96149 or
tlb_m_entryVec_0 or
tlb_m_entryVec_1 or
tlb_m_entryVec_2 or
tlb_m_entryVec_3 or
tlb_m_entryVec_4 or
tlb_m_entryVec_5 or
tlb_m_entryVec_6 or
tlb_m_entryVec_7 or
tlb_m_entryVec_8 or
tlb_m_entryVec_9 or
tlb_m_entryVec_10 or
tlb_m_entryVec_11 or
tlb_m_entryVec_12 or
tlb_m_entryVec_13 or
tlb_m_entryVec_14 or
tlb_m_entryVec_15 or
tlb_m_entryVec_16 or
tlb_m_entryVec_17 or
tlb_m_entryVec_18 or
tlb_m_entryVec_19 or
tlb_m_entryVec_20 or
tlb_m_entryVec_21 or
tlb_m_entryVec_22 or
tlb_m_entryVec_23 or
tlb_m_entryVec_24 or
tlb_m_entryVec_25 or
tlb_m_entryVec_26 or
tlb_m_entryVec_27 or
tlb_m_entryVec_28 or
tlb_m_entryVec_29 or tlb_m_entryVec_30 or tlb_m_entryVec_31)
begin
case (idx__h96149)
5'd0:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_2_358_359_ETC___d2423 =
!tlb_m_entryVec_0[2];
5'd1:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_2_358_359_ETC___d2423 =
!tlb_m_entryVec_1[2];
5'd2:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_2_358_359_ETC___d2423 =
!tlb_m_entryVec_2[2];
5'd3:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_2_358_359_ETC___d2423 =
!tlb_m_entryVec_3[2];
5'd4:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_2_358_359_ETC___d2423 =
!tlb_m_entryVec_4[2];
5'd5:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_2_358_359_ETC___d2423 =
!tlb_m_entryVec_5[2];
5'd6:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_2_358_359_ETC___d2423 =
!tlb_m_entryVec_6[2];
5'd7:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_2_358_359_ETC___d2423 =
!tlb_m_entryVec_7[2];
5'd8:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_2_358_359_ETC___d2423 =
!tlb_m_entryVec_8[2];
5'd9:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_2_358_359_ETC___d2423 =
!tlb_m_entryVec_9[2];
5'd10:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_2_358_359_ETC___d2423 =
!tlb_m_entryVec_10[2];
5'd11:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_2_358_359_ETC___d2423 =
!tlb_m_entryVec_11[2];
5'd12:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_2_358_359_ETC___d2423 =
!tlb_m_entryVec_12[2];
5'd13:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_2_358_359_ETC___d2423 =
!tlb_m_entryVec_13[2];
5'd14:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_2_358_359_ETC___d2423 =
!tlb_m_entryVec_14[2];
5'd15:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_2_358_359_ETC___d2423 =
!tlb_m_entryVec_15[2];
5'd16:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_2_358_359_ETC___d2423 =
!tlb_m_entryVec_16[2];
5'd17:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_2_358_359_ETC___d2423 =
!tlb_m_entryVec_17[2];
5'd18:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_2_358_359_ETC___d2423 =
!tlb_m_entryVec_18[2];
5'd19:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_2_358_359_ETC___d2423 =
!tlb_m_entryVec_19[2];
5'd20:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_2_358_359_ETC___d2423 =
!tlb_m_entryVec_20[2];
5'd21:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_2_358_359_ETC___d2423 =
!tlb_m_entryVec_21[2];
5'd22:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_2_358_359_ETC___d2423 =
!tlb_m_entryVec_22[2];
5'd23:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_2_358_359_ETC___d2423 =
!tlb_m_entryVec_23[2];
5'd24:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_2_358_359_ETC___d2423 =
!tlb_m_entryVec_24[2];
5'd25:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_2_358_359_ETC___d2423 =
!tlb_m_entryVec_25[2];
5'd26:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_2_358_359_ETC___d2423 =
!tlb_m_entryVec_26[2];
5'd27:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_2_358_359_ETC___d2423 =
!tlb_m_entryVec_27[2];
5'd28:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_2_358_359_ETC___d2423 =
!tlb_m_entryVec_28[2];
5'd29:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_2_358_359_ETC___d2423 =
!tlb_m_entryVec_29[2];
5'd30:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_2_358_359_ETC___d2423 =
!tlb_m_entryVec_30[2];
5'd31:
SEL_ARR_NOT_tlb_m_entryVec_0_189_BIT_2_358_359_ETC___d2423 =
!tlb_m_entryVec_31[2];
endcase
end
always@(idx__h96149 or
tlb_m_entryVec_0 or
tlb_m_entryVec_1 or
tlb_m_entryVec_2 or
tlb_m_entryVec_3 or
tlb_m_entryVec_4 or
tlb_m_entryVec_5 or
tlb_m_entryVec_6 or
tlb_m_entryVec_7 or
tlb_m_entryVec_8 or
tlb_m_entryVec_9 or
tlb_m_entryVec_10 or
tlb_m_entryVec_11 or
tlb_m_entryVec_12 or
tlb_m_entryVec_13 or
tlb_m_entryVec_14 or
tlb_m_entryVec_15 or
tlb_m_entryVec_16 or
tlb_m_entryVec_17 or
tlb_m_entryVec_18 or
tlb_m_entryVec_19 or
tlb_m_entryVec_20 or
tlb_m_entryVec_21 or
tlb_m_entryVec_22 or
tlb_m_entryVec_23 or
tlb_m_entryVec_24 or
tlb_m_entryVec_25 or
tlb_m_entryVec_26 or
tlb_m_entryVec_27 or
tlb_m_entryVec_28 or
tlb_m_entryVec_29 or tlb_m_entryVec_30 or tlb_m_entryVec_31)
begin
case (idx__h96149)
5'd0:
SEL_ARR_tlb_m_entryVec_0_189_BIT_5_241_tlb_m_e_ETC___d2274 =
tlb_m_entryVec_0[5];
5'd1:
SEL_ARR_tlb_m_entryVec_0_189_BIT_5_241_tlb_m_e_ETC___d2274 =
tlb_m_entryVec_1[5];
5'd2:
SEL_ARR_tlb_m_entryVec_0_189_BIT_5_241_tlb_m_e_ETC___d2274 =
tlb_m_entryVec_2[5];
5'd3:
SEL_ARR_tlb_m_entryVec_0_189_BIT_5_241_tlb_m_e_ETC___d2274 =
tlb_m_entryVec_3[5];
5'd4:
SEL_ARR_tlb_m_entryVec_0_189_BIT_5_241_tlb_m_e_ETC___d2274 =
tlb_m_entryVec_4[5];
5'd5:
SEL_ARR_tlb_m_entryVec_0_189_BIT_5_241_tlb_m_e_ETC___d2274 =
tlb_m_entryVec_5[5];
5'd6:
SEL_ARR_tlb_m_entryVec_0_189_BIT_5_241_tlb_m_e_ETC___d2274 =
tlb_m_entryVec_6[5];
5'd7:
SEL_ARR_tlb_m_entryVec_0_189_BIT_5_241_tlb_m_e_ETC___d2274 =
tlb_m_entryVec_7[5];
5'd8:
SEL_ARR_tlb_m_entryVec_0_189_BIT_5_241_tlb_m_e_ETC___d2274 =
tlb_m_entryVec_8[5];
5'd9:
SEL_ARR_tlb_m_entryVec_0_189_BIT_5_241_tlb_m_e_ETC___d2274 =
tlb_m_entryVec_9[5];
5'd10:
SEL_ARR_tlb_m_entryVec_0_189_BIT_5_241_tlb_m_e_ETC___d2274 =
tlb_m_entryVec_10[5];
5'd11:
SEL_ARR_tlb_m_entryVec_0_189_BIT_5_241_tlb_m_e_ETC___d2274 =
tlb_m_entryVec_11[5];
5'd12:
SEL_ARR_tlb_m_entryVec_0_189_BIT_5_241_tlb_m_e_ETC___d2274 =
tlb_m_entryVec_12[5];
5'd13:
SEL_ARR_tlb_m_entryVec_0_189_BIT_5_241_tlb_m_e_ETC___d2274 =
tlb_m_entryVec_13[5];
5'd14:
SEL_ARR_tlb_m_entryVec_0_189_BIT_5_241_tlb_m_e_ETC___d2274 =
tlb_m_entryVec_14[5];
5'd15:
SEL_ARR_tlb_m_entryVec_0_189_BIT_5_241_tlb_m_e_ETC___d2274 =
tlb_m_entryVec_15[5];
5'd16:
SEL_ARR_tlb_m_entryVec_0_189_BIT_5_241_tlb_m_e_ETC___d2274 =
tlb_m_entryVec_16[5];
5'd17:
SEL_ARR_tlb_m_entryVec_0_189_BIT_5_241_tlb_m_e_ETC___d2274 =
tlb_m_entryVec_17[5];
5'd18:
SEL_ARR_tlb_m_entryVec_0_189_BIT_5_241_tlb_m_e_ETC___d2274 =
tlb_m_entryVec_18[5];
5'd19:
SEL_ARR_tlb_m_entryVec_0_189_BIT_5_241_tlb_m_e_ETC___d2274 =
tlb_m_entryVec_19[5];
5'd20:
SEL_ARR_tlb_m_entryVec_0_189_BIT_5_241_tlb_m_e_ETC___d2274 =
tlb_m_entryVec_20[5];
5'd21:
SEL_ARR_tlb_m_entryVec_0_189_BIT_5_241_tlb_m_e_ETC___d2274 =
tlb_m_entryVec_21[5];
5'd22:
SEL_ARR_tlb_m_entryVec_0_189_BIT_5_241_tlb_m_e_ETC___d2274 =
tlb_m_entryVec_22[5];
5'd23:
SEL_ARR_tlb_m_entryVec_0_189_BIT_5_241_tlb_m_e_ETC___d2274 =
tlb_m_entryVec_23[5];
5'd24:
SEL_ARR_tlb_m_entryVec_0_189_BIT_5_241_tlb_m_e_ETC___d2274 =
tlb_m_entryVec_24[5];
5'd25:
SEL_ARR_tlb_m_entryVec_0_189_BIT_5_241_tlb_m_e_ETC___d2274 =
tlb_m_entryVec_25[5];
5'd26:
SEL_ARR_tlb_m_entryVec_0_189_BIT_5_241_tlb_m_e_ETC___d2274 =
tlb_m_entryVec_26[5];
5'd27:
SEL_ARR_tlb_m_entryVec_0_189_BIT_5_241_tlb_m_e_ETC___d2274 =
tlb_m_entryVec_27[5];
5'd28:
SEL_ARR_tlb_m_entryVec_0_189_BIT_5_241_tlb_m_e_ETC___d2274 =
tlb_m_entryVec_28[5];
5'd29:
SEL_ARR_tlb_m_entryVec_0_189_BIT_5_241_tlb_m_e_ETC___d2274 =
tlb_m_entryVec_29[5];
5'd30:
SEL_ARR_tlb_m_entryVec_0_189_BIT_5_241_tlb_m_e_ETC___d2274 =
tlb_m_entryVec_30[5];
5'd31:
SEL_ARR_tlb_m_entryVec_0_189_BIT_5_241_tlb_m_e_ETC___d2274 =
tlb_m_entryVec_31[5];
endcase
end
always@(idx__h96149 or
tlb_m_entryVec_0 or
tlb_m_entryVec_1 or
tlb_m_entryVec_2 or
tlb_m_entryVec_3 or
tlb_m_entryVec_4 or
tlb_m_entryVec_5 or
tlb_m_entryVec_6 or
tlb_m_entryVec_7 or
tlb_m_entryVec_8 or
tlb_m_entryVec_9 or
tlb_m_entryVec_10 or
tlb_m_entryVec_11 or
tlb_m_entryVec_12 or
tlb_m_entryVec_13 or
tlb_m_entryVec_14 or
tlb_m_entryVec_15 or
tlb_m_entryVec_16 or
tlb_m_entryVec_17 or
tlb_m_entryVec_18 or
tlb_m_entryVec_19 or
tlb_m_entryVec_20 or
tlb_m_entryVec_21 or
tlb_m_entryVec_22 or
tlb_m_entryVec_23 or
tlb_m_entryVec_24 or
tlb_m_entryVec_25 or
tlb_m_entryVec_26 or
tlb_m_entryVec_27 or
tlb_m_entryVec_28 or
tlb_m_entryVec_29 or tlb_m_entryVec_30 or tlb_m_entryVec_31)
begin
case (idx__h96149)
5'd0:
SEL_ARR_tlb_m_entryVec_0_189_BIT_7_109_tlb_m_e_ETC___d2173 =
tlb_m_entryVec_0[7];
5'd1:
SEL_ARR_tlb_m_entryVec_0_189_BIT_7_109_tlb_m_e_ETC___d2173 =
tlb_m_entryVec_1[7];
5'd2:
SEL_ARR_tlb_m_entryVec_0_189_BIT_7_109_tlb_m_e_ETC___d2173 =
tlb_m_entryVec_2[7];
5'd3:
SEL_ARR_tlb_m_entryVec_0_189_BIT_7_109_tlb_m_e_ETC___d2173 =
tlb_m_entryVec_3[7];
5'd4:
SEL_ARR_tlb_m_entryVec_0_189_BIT_7_109_tlb_m_e_ETC___d2173 =
tlb_m_entryVec_4[7];
5'd5:
SEL_ARR_tlb_m_entryVec_0_189_BIT_7_109_tlb_m_e_ETC___d2173 =
tlb_m_entryVec_5[7];
5'd6:
SEL_ARR_tlb_m_entryVec_0_189_BIT_7_109_tlb_m_e_ETC___d2173 =
tlb_m_entryVec_6[7];
5'd7:
SEL_ARR_tlb_m_entryVec_0_189_BIT_7_109_tlb_m_e_ETC___d2173 =
tlb_m_entryVec_7[7];
5'd8:
SEL_ARR_tlb_m_entryVec_0_189_BIT_7_109_tlb_m_e_ETC___d2173 =
tlb_m_entryVec_8[7];
5'd9:
SEL_ARR_tlb_m_entryVec_0_189_BIT_7_109_tlb_m_e_ETC___d2173 =
tlb_m_entryVec_9[7];
5'd10:
SEL_ARR_tlb_m_entryVec_0_189_BIT_7_109_tlb_m_e_ETC___d2173 =
tlb_m_entryVec_10[7];
5'd11:
SEL_ARR_tlb_m_entryVec_0_189_BIT_7_109_tlb_m_e_ETC___d2173 =
tlb_m_entryVec_11[7];
5'd12:
SEL_ARR_tlb_m_entryVec_0_189_BIT_7_109_tlb_m_e_ETC___d2173 =
tlb_m_entryVec_12[7];
5'd13:
SEL_ARR_tlb_m_entryVec_0_189_BIT_7_109_tlb_m_e_ETC___d2173 =
tlb_m_entryVec_13[7];
5'd14:
SEL_ARR_tlb_m_entryVec_0_189_BIT_7_109_tlb_m_e_ETC___d2173 =
tlb_m_entryVec_14[7];
5'd15:
SEL_ARR_tlb_m_entryVec_0_189_BIT_7_109_tlb_m_e_ETC___d2173 =
tlb_m_entryVec_15[7];
5'd16:
SEL_ARR_tlb_m_entryVec_0_189_BIT_7_109_tlb_m_e_ETC___d2173 =
tlb_m_entryVec_16[7];
5'd17:
SEL_ARR_tlb_m_entryVec_0_189_BIT_7_109_tlb_m_e_ETC___d2173 =
tlb_m_entryVec_17[7];
5'd18:
SEL_ARR_tlb_m_entryVec_0_189_BIT_7_109_tlb_m_e_ETC___d2173 =
tlb_m_entryVec_18[7];
5'd19:
SEL_ARR_tlb_m_entryVec_0_189_BIT_7_109_tlb_m_e_ETC___d2173 =
tlb_m_entryVec_19[7];
5'd20:
SEL_ARR_tlb_m_entryVec_0_189_BIT_7_109_tlb_m_e_ETC___d2173 =
tlb_m_entryVec_20[7];
5'd21:
SEL_ARR_tlb_m_entryVec_0_189_BIT_7_109_tlb_m_e_ETC___d2173 =
tlb_m_entryVec_21[7];
5'd22:
SEL_ARR_tlb_m_entryVec_0_189_BIT_7_109_tlb_m_e_ETC___d2173 =
tlb_m_entryVec_22[7];
5'd23:
SEL_ARR_tlb_m_entryVec_0_189_BIT_7_109_tlb_m_e_ETC___d2173 =
tlb_m_entryVec_23[7];
5'd24:
SEL_ARR_tlb_m_entryVec_0_189_BIT_7_109_tlb_m_e_ETC___d2173 =
tlb_m_entryVec_24[7];
5'd25:
SEL_ARR_tlb_m_entryVec_0_189_BIT_7_109_tlb_m_e_ETC___d2173 =
tlb_m_entryVec_25[7];
5'd26:
SEL_ARR_tlb_m_entryVec_0_189_BIT_7_109_tlb_m_e_ETC___d2173 =
tlb_m_entryVec_26[7];
5'd27:
SEL_ARR_tlb_m_entryVec_0_189_BIT_7_109_tlb_m_e_ETC___d2173 =
tlb_m_entryVec_27[7];
5'd28:
SEL_ARR_tlb_m_entryVec_0_189_BIT_7_109_tlb_m_e_ETC___d2173 =
tlb_m_entryVec_28[7];
5'd29:
SEL_ARR_tlb_m_entryVec_0_189_BIT_7_109_tlb_m_e_ETC___d2173 =
tlb_m_entryVec_29[7];
5'd30:
SEL_ARR_tlb_m_entryVec_0_189_BIT_7_109_tlb_m_e_ETC___d2173 =
tlb_m_entryVec_30[7];
5'd31:
SEL_ARR_tlb_m_entryVec_0_189_BIT_7_109_tlb_m_e_ETC___d2173 =
tlb_m_entryVec_31[7];
endcase
end
always@(hitQ_data_0)
begin
case (hitQ_data_0[3:0])
4'd0, 4'd1, 4'd2, 4'd3, 4'd4, 4'd5, 4'd6, 4'd7, 4'd8, 4'd9:
IF_hitQ_data_0_463_BITS_3_TO_0_476_EQ_0_477_OR_ETC___d2502 =
hitQ_data_0[3:0];
4'd11:
IF_hitQ_data_0_463_BITS_3_TO_0_476_EQ_0_477_OR_ETC___d2502 = 4'd10;
4'd12:
IF_hitQ_data_0_463_BITS_3_TO_0_476_EQ_0_477_OR_ETC___d2502 = 4'd11;
4'd13:
IF_hitQ_data_0_463_BITS_3_TO_0_476_EQ_0_477_OR_ETC___d2502 = 4'd12;
default: IF_hitQ_data_0_463_BITS_3_TO_0_476_EQ_0_477_OR_ETC___d2502 =
4'd13;
endcase
end
always@(hitQ_data_1)
begin
case (hitQ_data_1[3:0])
4'd0, 4'd1, 4'd2, 4'd3, 4'd4, 4'd5, 4'd6, 4'd7, 4'd8, 4'd9:
IF_hitQ_data_1_465_BITS_3_TO_0_504_EQ_0_505_OR_ETC___d2530 =
hitQ_data_1[3:0];
4'd11:
IF_hitQ_data_1_465_BITS_3_TO_0_504_EQ_0_505_OR_ETC___d2530 = 4'd10;
4'd12:
IF_hitQ_data_1_465_BITS_3_TO_0_504_EQ_0_505_OR_ETC___d2530 = 4'd11;
4'd13:
IF_hitQ_data_1_465_BITS_3_TO_0_504_EQ_0_505_OR_ETC___d2530 = 4'd12;
default: IF_hitQ_data_1_465_BITS_3_TO_0_504_EQ_0_505_OR_ETC___d2530 =
4'd13;
endcase
end
always@(rsFromPQ_deqP or rsFromPQ_data_0 or rsFromPQ_data_1)
begin
case (rsFromPQ_deqP)
1'd0:
CASE_rsFromPQ_deqP_0_rsFromPQ_data_0_BIT_4_1_r_ETC__q33 =
rsFromPQ_data_0[4];
1'd1:
CASE_rsFromPQ_deqP_0_rsFromPQ_data_0_BIT_4_1_r_ETC__q33 =
rsFromPQ_data_1[4];
endcase
end
always@(rsFromPQ_deqP or rsFromPQ_data_0 or rsFromPQ_data_1)
begin
case (rsFromPQ_deqP)
1'd0:
CASE_rsFromPQ_deqP_0_rsFromPQ_data_0_BIT_2_1_r_ETC__q34 =
rsFromPQ_data_0[2];
1'd1:
CASE_rsFromPQ_deqP_0_rsFromPQ_data_0_BIT_2_1_r_ETC__q34 =
rsFromPQ_data_1[2];
endcase
end
always@(rsFromPQ_deqP or rsFromPQ_data_0 or rsFromPQ_data_1)
begin
case (rsFromPQ_deqP)
1'd0:
CASE_rsFromPQ_deqP_0_rsFromPQ_data_0_BIT_8_1_r_ETC__q35 =
rsFromPQ_data_0[8];
1'd1:
CASE_rsFromPQ_deqP_0_rsFromPQ_data_0_BIT_8_1_r_ETC__q35 =
rsFromPQ_data_1[8];
endcase
end
always@(hitQ_deqP or
IF_hitQ_data_0_463_BITS_3_TO_0_476_EQ_0_477_OR_ETC___d2502 or
IF_hitQ_data_1_465_BITS_3_TO_0_504_EQ_0_505_OR_ETC___d2530)
begin
case (hitQ_deqP)
1'd0:
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q36 =
IF_hitQ_data_0_463_BITS_3_TO_0_476_EQ_0_477_OR_ETC___d2502 ==
4'd11;
1'd1:
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q36 =
IF_hitQ_data_1_465_BITS_3_TO_0_504_EQ_0_505_OR_ETC___d2530 ==
4'd11;
endcase
end
always@(hitQ_deqP or
IF_hitQ_data_0_463_BITS_3_TO_0_476_EQ_0_477_OR_ETC___d2502 or
IF_hitQ_data_1_465_BITS_3_TO_0_504_EQ_0_505_OR_ETC___d2530)
begin
case (hitQ_deqP)
1'd0:
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q37 =
IF_hitQ_data_0_463_BITS_3_TO_0_476_EQ_0_477_OR_ETC___d2502 ==
4'd12;
1'd1:
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q37 =
IF_hitQ_data_1_465_BITS_3_TO_0_504_EQ_0_505_OR_ETC___d2530 ==
4'd12;
endcase
end
always@(hitQ_deqP or
IF_hitQ_data_0_463_BITS_3_TO_0_476_EQ_0_477_OR_ETC___d2502 or
IF_hitQ_data_1_465_BITS_3_TO_0_504_EQ_0_505_OR_ETC___d2530)
begin
case (hitQ_deqP)
1'd0:
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q38 =
IF_hitQ_data_0_463_BITS_3_TO_0_476_EQ_0_477_OR_ETC___d2502 ==
4'd10;
1'd1:
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q38 =
IF_hitQ_data_1_465_BITS_3_TO_0_504_EQ_0_505_OR_ETC___d2530 ==
4'd10;
endcase
end
always@(hitQ_deqP or
IF_hitQ_data_0_463_BITS_3_TO_0_476_EQ_0_477_OR_ETC___d2502 or
IF_hitQ_data_1_465_BITS_3_TO_0_504_EQ_0_505_OR_ETC___d2530)
begin
case (hitQ_deqP)
1'd0:
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q39 =
IF_hitQ_data_0_463_BITS_3_TO_0_476_EQ_0_477_OR_ETC___d2502 ==
4'd9;
1'd1:
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q39 =
IF_hitQ_data_1_465_BITS_3_TO_0_504_EQ_0_505_OR_ETC___d2530 ==
4'd9;
endcase
end
always@(hitQ_deqP or
IF_hitQ_data_0_463_BITS_3_TO_0_476_EQ_0_477_OR_ETC___d2502 or
IF_hitQ_data_1_465_BITS_3_TO_0_504_EQ_0_505_OR_ETC___d2530)
begin
case (hitQ_deqP)
1'd0:
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q40 =
IF_hitQ_data_0_463_BITS_3_TO_0_476_EQ_0_477_OR_ETC___d2502 ==
4'd8;
1'd1:
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q40 =
IF_hitQ_data_1_465_BITS_3_TO_0_504_EQ_0_505_OR_ETC___d2530 ==
4'd8;
endcase
end
always@(hitQ_deqP or
IF_hitQ_data_0_463_BITS_3_TO_0_476_EQ_0_477_OR_ETC___d2502 or
IF_hitQ_data_1_465_BITS_3_TO_0_504_EQ_0_505_OR_ETC___d2530)
begin
case (hitQ_deqP)
1'd0:
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q41 =
IF_hitQ_data_0_463_BITS_3_TO_0_476_EQ_0_477_OR_ETC___d2502 ==
4'd7;
1'd1:
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q41 =
IF_hitQ_data_1_465_BITS_3_TO_0_504_EQ_0_505_OR_ETC___d2530 ==
4'd7;
endcase
end
always@(hitQ_deqP or
IF_hitQ_data_0_463_BITS_3_TO_0_476_EQ_0_477_OR_ETC___d2502 or
IF_hitQ_data_1_465_BITS_3_TO_0_504_EQ_0_505_OR_ETC___d2530)
begin
case (hitQ_deqP)
1'd0:
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q42 =
IF_hitQ_data_0_463_BITS_3_TO_0_476_EQ_0_477_OR_ETC___d2502 ==
4'd6;
1'd1:
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q42 =
IF_hitQ_data_1_465_BITS_3_TO_0_504_EQ_0_505_OR_ETC___d2530 ==
4'd6;
endcase
end
always@(hitQ_deqP or
IF_hitQ_data_0_463_BITS_3_TO_0_476_EQ_0_477_OR_ETC___d2502 or
IF_hitQ_data_1_465_BITS_3_TO_0_504_EQ_0_505_OR_ETC___d2530)
begin
case (hitQ_deqP)
1'd0:
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q43 =
IF_hitQ_data_0_463_BITS_3_TO_0_476_EQ_0_477_OR_ETC___d2502 ==
4'd5;
1'd1:
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q43 =
IF_hitQ_data_1_465_BITS_3_TO_0_504_EQ_0_505_OR_ETC___d2530 ==
4'd5;
endcase
end
always@(hitQ_deqP or
IF_hitQ_data_0_463_BITS_3_TO_0_476_EQ_0_477_OR_ETC___d2502 or
IF_hitQ_data_1_465_BITS_3_TO_0_504_EQ_0_505_OR_ETC___d2530)
begin
case (hitQ_deqP)
1'd0:
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q44 =
IF_hitQ_data_0_463_BITS_3_TO_0_476_EQ_0_477_OR_ETC___d2502 ==
4'd4;
1'd1:
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q44 =
IF_hitQ_data_1_465_BITS_3_TO_0_504_EQ_0_505_OR_ETC___d2530 ==
4'd4;
endcase
end
always@(hitQ_deqP or
IF_hitQ_data_0_463_BITS_3_TO_0_476_EQ_0_477_OR_ETC___d2502 or
IF_hitQ_data_1_465_BITS_3_TO_0_504_EQ_0_505_OR_ETC___d2530)
begin
case (hitQ_deqP)
1'd0:
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q45 =
IF_hitQ_data_0_463_BITS_3_TO_0_476_EQ_0_477_OR_ETC___d2502 ==
4'd3;
1'd1:
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q45 =
IF_hitQ_data_1_465_BITS_3_TO_0_504_EQ_0_505_OR_ETC___d2530 ==
4'd3;
endcase
end
always@(hitQ_deqP or
IF_hitQ_data_0_463_BITS_3_TO_0_476_EQ_0_477_OR_ETC___d2502 or
IF_hitQ_data_1_465_BITS_3_TO_0_504_EQ_0_505_OR_ETC___d2530)
begin
case (hitQ_deqP)
1'd0:
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q46 =
IF_hitQ_data_0_463_BITS_3_TO_0_476_EQ_0_477_OR_ETC___d2502 ==
4'd2;
1'd1:
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q46 =
IF_hitQ_data_1_465_BITS_3_TO_0_504_EQ_0_505_OR_ETC___d2530 ==
4'd2;
endcase
end
always@(hitQ_deqP or
IF_hitQ_data_0_463_BITS_3_TO_0_476_EQ_0_477_OR_ETC___d2502 or
IF_hitQ_data_1_465_BITS_3_TO_0_504_EQ_0_505_OR_ETC___d2530)
begin
case (hitQ_deqP)
1'd0:
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q47 =
IF_hitQ_data_0_463_BITS_3_TO_0_476_EQ_0_477_OR_ETC___d2502 ==
4'd1;
1'd1:
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q47 =
IF_hitQ_data_1_465_BITS_3_TO_0_504_EQ_0_505_OR_ETC___d2530 ==
4'd1;
endcase
end
always@(hitQ_deqP or
IF_hitQ_data_0_463_BITS_3_TO_0_476_EQ_0_477_OR_ETC___d2502 or
IF_hitQ_data_1_465_BITS_3_TO_0_504_EQ_0_505_OR_ETC___d2530)
begin
case (hitQ_deqP)
1'd0:
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q48 =
IF_hitQ_data_0_463_BITS_3_TO_0_476_EQ_0_477_OR_ETC___d2502 ==
4'd0;
1'd1:
CASE_hitQ_deqP_0_IF_hitQ_data_0_463_BITS_3_TO__ETC__q48 =
IF_hitQ_data_1_465_BITS_3_TO_0_504_EQ_0_505_OR_ETC___d2530 ==
4'd0;
endcase
end
always@(hitQ_deqP or hitQ_data_0 or hitQ_data_1)
begin
case (hitQ_deqP)
1'd0:
CASE_hitQ_deqP_0_NOT_hitQ_data_0_BIT_4_1_NOT_h_ETC__q49 =
!hitQ_data_0[4];
1'd1:
CASE_hitQ_deqP_0_NOT_hitQ_data_0_BIT_4_1_NOT_h_ETC__q49 =
!hitQ_data_1[4];
endcase
end
always@(tlb_m_randIdx or
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032)
begin
case (tlb_m_randIdx)
5'd0:
CASE_tlb_m_randIdx_0_IF_tlb_m_lruBit_dummy2_1__ETC__q50 =
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[0];
5'd1:
CASE_tlb_m_randIdx_0_IF_tlb_m_lruBit_dummy2_1__ETC__q50 =
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[1];
5'd2:
CASE_tlb_m_randIdx_0_IF_tlb_m_lruBit_dummy2_1__ETC__q50 =
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[2];
5'd3:
CASE_tlb_m_randIdx_0_IF_tlb_m_lruBit_dummy2_1__ETC__q50 =
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[3];
5'd4:
CASE_tlb_m_randIdx_0_IF_tlb_m_lruBit_dummy2_1__ETC__q50 =
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[4];
5'd5:
CASE_tlb_m_randIdx_0_IF_tlb_m_lruBit_dummy2_1__ETC__q50 =
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[5];
5'd6:
CASE_tlb_m_randIdx_0_IF_tlb_m_lruBit_dummy2_1__ETC__q50 =
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[6];
5'd7:
CASE_tlb_m_randIdx_0_IF_tlb_m_lruBit_dummy2_1__ETC__q50 =
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[7];
5'd8:
CASE_tlb_m_randIdx_0_IF_tlb_m_lruBit_dummy2_1__ETC__q50 =
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[8];
5'd9:
CASE_tlb_m_randIdx_0_IF_tlb_m_lruBit_dummy2_1__ETC__q50 =
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[9];
5'd10:
CASE_tlb_m_randIdx_0_IF_tlb_m_lruBit_dummy2_1__ETC__q50 =
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[10];
5'd11:
CASE_tlb_m_randIdx_0_IF_tlb_m_lruBit_dummy2_1__ETC__q50 =
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[11];
5'd12:
CASE_tlb_m_randIdx_0_IF_tlb_m_lruBit_dummy2_1__ETC__q50 =
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[12];
5'd13:
CASE_tlb_m_randIdx_0_IF_tlb_m_lruBit_dummy2_1__ETC__q50 =
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[13];
5'd14:
CASE_tlb_m_randIdx_0_IF_tlb_m_lruBit_dummy2_1__ETC__q50 =
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[14];
5'd15:
CASE_tlb_m_randIdx_0_IF_tlb_m_lruBit_dummy2_1__ETC__q50 =
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[15];
5'd16:
CASE_tlb_m_randIdx_0_IF_tlb_m_lruBit_dummy2_1__ETC__q50 =
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[16];
5'd17:
CASE_tlb_m_randIdx_0_IF_tlb_m_lruBit_dummy2_1__ETC__q50 =
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[17];
5'd18:
CASE_tlb_m_randIdx_0_IF_tlb_m_lruBit_dummy2_1__ETC__q50 =
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[18];
5'd19:
CASE_tlb_m_randIdx_0_IF_tlb_m_lruBit_dummy2_1__ETC__q50 =
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[19];
5'd20:
CASE_tlb_m_randIdx_0_IF_tlb_m_lruBit_dummy2_1__ETC__q50 =
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[20];
5'd21:
CASE_tlb_m_randIdx_0_IF_tlb_m_lruBit_dummy2_1__ETC__q50 =
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[21];
5'd22:
CASE_tlb_m_randIdx_0_IF_tlb_m_lruBit_dummy2_1__ETC__q50 =
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[22];
5'd23:
CASE_tlb_m_randIdx_0_IF_tlb_m_lruBit_dummy2_1__ETC__q50 =
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[23];
5'd24:
CASE_tlb_m_randIdx_0_IF_tlb_m_lruBit_dummy2_1__ETC__q50 =
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[24];
5'd25:
CASE_tlb_m_randIdx_0_IF_tlb_m_lruBit_dummy2_1__ETC__q50 =
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[25];
5'd26:
CASE_tlb_m_randIdx_0_IF_tlb_m_lruBit_dummy2_1__ETC__q50 =
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[26];
5'd27:
CASE_tlb_m_randIdx_0_IF_tlb_m_lruBit_dummy2_1__ETC__q50 =
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[27];
5'd28:
CASE_tlb_m_randIdx_0_IF_tlb_m_lruBit_dummy2_1__ETC__q50 =
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[28];
5'd29:
CASE_tlb_m_randIdx_0_IF_tlb_m_lruBit_dummy2_1__ETC__q50 =
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[29];
5'd30:
CASE_tlb_m_randIdx_0_IF_tlb_m_lruBit_dummy2_1__ETC__q50 =
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[30];
5'd31:
CASE_tlb_m_randIdx_0_IF_tlb_m_lruBit_dummy2_1__ETC__q50 =
IF_tlb_m_lruBit_dummy2_1_read__1_THEN_INV_IF_t_ETC___d1032[31];
endcase
end
always@(hitQ_enqReq_lat_0$wget)
begin
case (hitQ_enqReq_lat_0$wget[3:0])
4'd0, 4'd1, 4'd2, 4'd3, 4'd4, 4'd5, 4'd6, 4'd7, 4'd8, 4'd9:
CASE_hitQ_enqReq_lat_0wget_BITS_3_TO_0_0_hitQ_ETC__q51 =
hitQ_enqReq_lat_0$wget[3:0];
4'd11: CASE_hitQ_enqReq_lat_0wget_BITS_3_TO_0_0_hitQ_ETC__q51 = 4'd10;
4'd12: CASE_hitQ_enqReq_lat_0wget_BITS_3_TO_0_0_hitQ_ETC__q51 = 4'd11;
4'd13: CASE_hitQ_enqReq_lat_0wget_BITS_3_TO_0_0_hitQ_ETC__q51 = 4'd12;
default: CASE_hitQ_enqReq_lat_0wget_BITS_3_TO_0_0_hitQ_ETC__q51 = 4'd13;
endcase
end
always@(hitQ_enqReq_rl)
begin
case (hitQ_enqReq_rl[3:0])
4'd0, 4'd1, 4'd2, 4'd3, 4'd4, 4'd5, 4'd6, 4'd7, 4'd8, 4'd9:
CASE_hitQ_enqReq_rl_BITS_3_TO_0_0_hitQ_enqReq__ETC__q52 =
hitQ_enqReq_rl[3:0];
4'd11: CASE_hitQ_enqReq_rl_BITS_3_TO_0_0_hitQ_enqReq__ETC__q52 = 4'd10;
4'd12: CASE_hitQ_enqReq_rl_BITS_3_TO_0_0_hitQ_enqReq__ETC__q52 = 4'd11;
4'd13: CASE_hitQ_enqReq_rl_BITS_3_TO_0_0_hitQ_enqReq__ETC__q52 = 4'd12;
default: CASE_hitQ_enqReq_rl_BITS_3_TO_0_0_hitQ_enqReq__ETC__q52 =
4'd13;
endcase
end
always@(IF_hitQ_enqReq_lat_0_whas__4_THEN_IF_hitQ_enqR_ETC___d307)
begin
case (IF_hitQ_enqReq_lat_0_whas__4_THEN_IF_hitQ_enqR_ETC___d307)
4'd0, 4'd1, 4'd2, 4'd3, 4'd4, 4'd5, 4'd6, 4'd7, 4'd8, 4'd9:
CASE_IF_hitQ_enqReq_lat_0_whas__4_THEN_IF_hitQ_ETC__q53 =
IF_hitQ_enqReq_lat_0_whas__4_THEN_IF_hitQ_enqR_ETC___d307;
4'd10: CASE_IF_hitQ_enqReq_lat_0_whas__4_THEN_IF_hitQ_ETC__q53 = 4'd11;
4'd11: CASE_IF_hitQ_enqReq_lat_0_whas__4_THEN_IF_hitQ_ETC__q53 = 4'd12;
4'd12: CASE_IF_hitQ_enqReq_lat_0_whas__4_THEN_IF_hitQ_ETC__q53 = 4'd13;
default: CASE_IF_hitQ_enqReq_lat_0_whas__4_THEN_IF_hitQ_ETC__q53 =
4'd15;
endcase
end
// handling of inlined registers
always@(posedge CLK)
begin
if (RST_N == `BSV_RESET_VALUE)
begin
flushRqToPQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
flushRqToPQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
flushRqToPQ_empty <= `BSV_ASSIGNMENT_DELAY 1'd1;
flushRqToPQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
flushRqToPQ_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
flushRsFromPQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
flushRsFromPQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
flushRsFromPQ_empty <= `BSV_ASSIGNMENT_DELAY 1'd1;
flushRsFromPQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
flushRsFromPQ_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
hitQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
hitQ_data_0 <= `BSV_ASSIGNMENT_DELAY 69'd10;
hitQ_data_1 <= `BSV_ASSIGNMENT_DELAY 69'd10;
hitQ_deqP <= `BSV_ASSIGNMENT_DELAY 1'd0;
hitQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
hitQ_empty <= `BSV_ASSIGNMENT_DELAY 1'd1;
hitQ_enqP <= `BSV_ASSIGNMENT_DELAY 1'd0;
hitQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY 70'h0AAAAAAAAAAAAAAAAA;
hitQ_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
miss <= `BSV_ASSIGNMENT_DELAY 65'h0AAAAAAAAAAAAAAAA;
needFlush <= `BSV_ASSIGNMENT_DELAY 1'd0;
perfReqQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
perfReqQ_data_0 <= `BSV_ASSIGNMENT_DELAY 3'd0;
perfReqQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
perfReqQ_empty <= `BSV_ASSIGNMENT_DELAY 1'd1;
perfReqQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY 4'd2;
perfReqQ_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
rqToPQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
rqToPQ_data_0 <= `BSV_ASSIGNMENT_DELAY 27'd0;
rqToPQ_data_1 <= `BSV_ASSIGNMENT_DELAY 27'd0;
rqToPQ_deqP <= `BSV_ASSIGNMENT_DELAY 1'd0;
rqToPQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
rqToPQ_empty <= `BSV_ASSIGNMENT_DELAY 1'd1;
rqToPQ_enqP <= `BSV_ASSIGNMENT_DELAY 1'd0;
rqToPQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY 28'd44739242;
rqToPQ_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
rsFromPQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
rsFromPQ_data_0 <= `BSV_ASSIGNMENT_DELAY 81'h0AAAAAAAAAAAAAAAAAAAA;
rsFromPQ_data_1 <= `BSV_ASSIGNMENT_DELAY 81'h0AAAAAAAAAAAAAAAAAAAA;
rsFromPQ_deqP <= `BSV_ASSIGNMENT_DELAY 1'd0;
rsFromPQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
rsFromPQ_empty <= `BSV_ASSIGNMENT_DELAY 1'd1;
rsFromPQ_enqP <= `BSV_ASSIGNMENT_DELAY 1'd0;
rsFromPQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY 82'h0AAAAAAAAAAAAAAAAAAAA;
rsFromPQ_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
tlb_m_lruBit_rl <= `BSV_ASSIGNMENT_DELAY 32'd0;
tlb_m_randIdx <= `BSV_ASSIGNMENT_DELAY 5'd0;
tlb_m_updRepIdx_rl <= `BSV_ASSIGNMENT_DELAY 6'd10;
tlb_m_validVec_0 <= `BSV_ASSIGNMENT_DELAY 1'd0;
tlb_m_validVec_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
tlb_m_validVec_10 <= `BSV_ASSIGNMENT_DELAY 1'd0;
tlb_m_validVec_11 <= `BSV_ASSIGNMENT_DELAY 1'd0;
tlb_m_validVec_12 <= `BSV_ASSIGNMENT_DELAY 1'd0;
tlb_m_validVec_13 <= `BSV_ASSIGNMENT_DELAY 1'd0;
tlb_m_validVec_14 <= `BSV_ASSIGNMENT_DELAY 1'd0;
tlb_m_validVec_15 <= `BSV_ASSIGNMENT_DELAY 1'd0;
tlb_m_validVec_16 <= `BSV_ASSIGNMENT_DELAY 1'd0;
tlb_m_validVec_17 <= `BSV_ASSIGNMENT_DELAY 1'd0;
tlb_m_validVec_18 <= `BSV_ASSIGNMENT_DELAY 1'd0;
tlb_m_validVec_19 <= `BSV_ASSIGNMENT_DELAY 1'd0;
tlb_m_validVec_2 <= `BSV_ASSIGNMENT_DELAY 1'd0;
tlb_m_validVec_20 <= `BSV_ASSIGNMENT_DELAY 1'd0;
tlb_m_validVec_21 <= `BSV_ASSIGNMENT_DELAY 1'd0;
tlb_m_validVec_22 <= `BSV_ASSIGNMENT_DELAY 1'd0;
tlb_m_validVec_23 <= `BSV_ASSIGNMENT_DELAY 1'd0;
tlb_m_validVec_24 <= `BSV_ASSIGNMENT_DELAY 1'd0;
tlb_m_validVec_25 <= `BSV_ASSIGNMENT_DELAY 1'd0;
tlb_m_validVec_26 <= `BSV_ASSIGNMENT_DELAY 1'd0;
tlb_m_validVec_27 <= `BSV_ASSIGNMENT_DELAY 1'd0;
tlb_m_validVec_28 <= `BSV_ASSIGNMENT_DELAY 1'd0;
tlb_m_validVec_29 <= `BSV_ASSIGNMENT_DELAY 1'd0;
tlb_m_validVec_3 <= `BSV_ASSIGNMENT_DELAY 1'd0;
tlb_m_validVec_30 <= `BSV_ASSIGNMENT_DELAY 1'd0;
tlb_m_validVec_31 <= `BSV_ASSIGNMENT_DELAY 1'd0;
tlb_m_validVec_4 <= `BSV_ASSIGNMENT_DELAY 1'd0;
tlb_m_validVec_5 <= `BSV_ASSIGNMENT_DELAY 1'd0;
tlb_m_validVec_6 <= `BSV_ASSIGNMENT_DELAY 1'd0;
tlb_m_validVec_7 <= `BSV_ASSIGNMENT_DELAY 1'd0;
tlb_m_validVec_8 <= `BSV_ASSIGNMENT_DELAY 1'd0;
tlb_m_validVec_9 <= `BSV_ASSIGNMENT_DELAY 1'd0;
vm_info <= `BSV_ASSIGNMENT_DELAY 49'h1800000000000;
waitFlushP <= `BSV_ASSIGNMENT_DELAY 1'd0;
end
else
begin
if (flushRqToPQ_clearReq_rl$EN)
flushRqToPQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY
flushRqToPQ_clearReq_rl$D_IN;
if (flushRqToPQ_deqReq_rl$EN)
flushRqToPQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY
flushRqToPQ_deqReq_rl$D_IN;
if (flushRqToPQ_empty$EN)
flushRqToPQ_empty <= `BSV_ASSIGNMENT_DELAY flushRqToPQ_empty$D_IN;
if (flushRqToPQ_enqReq_rl$EN)
flushRqToPQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY
flushRqToPQ_enqReq_rl$D_IN;
if (flushRqToPQ_full$EN)
flushRqToPQ_full <= `BSV_ASSIGNMENT_DELAY flushRqToPQ_full$D_IN;
if (flushRsFromPQ_clearReq_rl$EN)
flushRsFromPQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY
flushRsFromPQ_clearReq_rl$D_IN;
if (flushRsFromPQ_deqReq_rl$EN)
flushRsFromPQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY
flushRsFromPQ_deqReq_rl$D_IN;
if (flushRsFromPQ_empty$EN)
flushRsFromPQ_empty <= `BSV_ASSIGNMENT_DELAY
flushRsFromPQ_empty$D_IN;
if (flushRsFromPQ_enqReq_rl$EN)
flushRsFromPQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY
flushRsFromPQ_enqReq_rl$D_IN;
if (flushRsFromPQ_full$EN)
flushRsFromPQ_full <= `BSV_ASSIGNMENT_DELAY flushRsFromPQ_full$D_IN;
if (hitQ_clearReq_rl$EN)
hitQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY hitQ_clearReq_rl$D_IN;
if (hitQ_data_0$EN)
hitQ_data_0 <= `BSV_ASSIGNMENT_DELAY hitQ_data_0$D_IN;
if (hitQ_data_1$EN)
hitQ_data_1 <= `BSV_ASSIGNMENT_DELAY hitQ_data_1$D_IN;
if (hitQ_deqP$EN) hitQ_deqP <= `BSV_ASSIGNMENT_DELAY hitQ_deqP$D_IN;
if (hitQ_deqReq_rl$EN)
hitQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY hitQ_deqReq_rl$D_IN;
if (hitQ_empty$EN)
hitQ_empty <= `BSV_ASSIGNMENT_DELAY hitQ_empty$D_IN;
if (hitQ_enqP$EN) hitQ_enqP <= `BSV_ASSIGNMENT_DELAY hitQ_enqP$D_IN;
if (hitQ_enqReq_rl$EN)
hitQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY hitQ_enqReq_rl$D_IN;
if (hitQ_full$EN) hitQ_full <= `BSV_ASSIGNMENT_DELAY hitQ_full$D_IN;
if (miss$EN) miss <= `BSV_ASSIGNMENT_DELAY miss$D_IN;
if (needFlush$EN) needFlush <= `BSV_ASSIGNMENT_DELAY needFlush$D_IN;
if (perfReqQ_clearReq_rl$EN)
perfReqQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY
perfReqQ_clearReq_rl$D_IN;
if (perfReqQ_data_0$EN)
perfReqQ_data_0 <= `BSV_ASSIGNMENT_DELAY perfReqQ_data_0$D_IN;
if (perfReqQ_deqReq_rl$EN)
perfReqQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY perfReqQ_deqReq_rl$D_IN;
if (perfReqQ_empty$EN)
perfReqQ_empty <= `BSV_ASSIGNMENT_DELAY perfReqQ_empty$D_IN;
if (perfReqQ_enqReq_rl$EN)
perfReqQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY perfReqQ_enqReq_rl$D_IN;
if (perfReqQ_full$EN)
perfReqQ_full <= `BSV_ASSIGNMENT_DELAY perfReqQ_full$D_IN;
if (rqToPQ_clearReq_rl$EN)
rqToPQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY rqToPQ_clearReq_rl$D_IN;
if (rqToPQ_data_0$EN)
rqToPQ_data_0 <= `BSV_ASSIGNMENT_DELAY rqToPQ_data_0$D_IN;
if (rqToPQ_data_1$EN)
rqToPQ_data_1 <= `BSV_ASSIGNMENT_DELAY rqToPQ_data_1$D_IN;
if (rqToPQ_deqP$EN)
rqToPQ_deqP <= `BSV_ASSIGNMENT_DELAY rqToPQ_deqP$D_IN;
if (rqToPQ_deqReq_rl$EN)
rqToPQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY rqToPQ_deqReq_rl$D_IN;
if (rqToPQ_empty$EN)
rqToPQ_empty <= `BSV_ASSIGNMENT_DELAY rqToPQ_empty$D_IN;
if (rqToPQ_enqP$EN)
rqToPQ_enqP <= `BSV_ASSIGNMENT_DELAY rqToPQ_enqP$D_IN;
if (rqToPQ_enqReq_rl$EN)
rqToPQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY rqToPQ_enqReq_rl$D_IN;
if (rqToPQ_full$EN)
rqToPQ_full <= `BSV_ASSIGNMENT_DELAY rqToPQ_full$D_IN;
if (rsFromPQ_clearReq_rl$EN)
rsFromPQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY
rsFromPQ_clearReq_rl$D_IN;
if (rsFromPQ_data_0$EN)
rsFromPQ_data_0 <= `BSV_ASSIGNMENT_DELAY rsFromPQ_data_0$D_IN;
if (rsFromPQ_data_1$EN)
rsFromPQ_data_1 <= `BSV_ASSIGNMENT_DELAY rsFromPQ_data_1$D_IN;
if (rsFromPQ_deqP$EN)
rsFromPQ_deqP <= `BSV_ASSIGNMENT_DELAY rsFromPQ_deqP$D_IN;
if (rsFromPQ_deqReq_rl$EN)
rsFromPQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY rsFromPQ_deqReq_rl$D_IN;
if (rsFromPQ_empty$EN)
rsFromPQ_empty <= `BSV_ASSIGNMENT_DELAY rsFromPQ_empty$D_IN;
if (rsFromPQ_enqP$EN)
rsFromPQ_enqP <= `BSV_ASSIGNMENT_DELAY rsFromPQ_enqP$D_IN;
if (rsFromPQ_enqReq_rl$EN)
rsFromPQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY rsFromPQ_enqReq_rl$D_IN;
if (rsFromPQ_full$EN)
rsFromPQ_full <= `BSV_ASSIGNMENT_DELAY rsFromPQ_full$D_IN;
if (tlb_m_lruBit_rl$EN)
tlb_m_lruBit_rl <= `BSV_ASSIGNMENT_DELAY tlb_m_lruBit_rl$D_IN;
if (tlb_m_randIdx$EN)
tlb_m_randIdx <= `BSV_ASSIGNMENT_DELAY tlb_m_randIdx$D_IN;
if (tlb_m_updRepIdx_rl$EN)
tlb_m_updRepIdx_rl <= `BSV_ASSIGNMENT_DELAY tlb_m_updRepIdx_rl$D_IN;
if (tlb_m_validVec_0$EN)
tlb_m_validVec_0 <= `BSV_ASSIGNMENT_DELAY tlb_m_validVec_0$D_IN;
if (tlb_m_validVec_1$EN)
tlb_m_validVec_1 <= `BSV_ASSIGNMENT_DELAY tlb_m_validVec_1$D_IN;
if (tlb_m_validVec_10$EN)
tlb_m_validVec_10 <= `BSV_ASSIGNMENT_DELAY tlb_m_validVec_10$D_IN;
if (tlb_m_validVec_11$EN)
tlb_m_validVec_11 <= `BSV_ASSIGNMENT_DELAY tlb_m_validVec_11$D_IN;
if (tlb_m_validVec_12$EN)
tlb_m_validVec_12 <= `BSV_ASSIGNMENT_DELAY tlb_m_validVec_12$D_IN;
if (tlb_m_validVec_13$EN)
tlb_m_validVec_13 <= `BSV_ASSIGNMENT_DELAY tlb_m_validVec_13$D_IN;
if (tlb_m_validVec_14$EN)
tlb_m_validVec_14 <= `BSV_ASSIGNMENT_DELAY tlb_m_validVec_14$D_IN;
if (tlb_m_validVec_15$EN)
tlb_m_validVec_15 <= `BSV_ASSIGNMENT_DELAY tlb_m_validVec_15$D_IN;
if (tlb_m_validVec_16$EN)
tlb_m_validVec_16 <= `BSV_ASSIGNMENT_DELAY tlb_m_validVec_16$D_IN;
if (tlb_m_validVec_17$EN)
tlb_m_validVec_17 <= `BSV_ASSIGNMENT_DELAY tlb_m_validVec_17$D_IN;
if (tlb_m_validVec_18$EN)
tlb_m_validVec_18 <= `BSV_ASSIGNMENT_DELAY tlb_m_validVec_18$D_IN;
if (tlb_m_validVec_19$EN)
tlb_m_validVec_19 <= `BSV_ASSIGNMENT_DELAY tlb_m_validVec_19$D_IN;
if (tlb_m_validVec_2$EN)
tlb_m_validVec_2 <= `BSV_ASSIGNMENT_DELAY tlb_m_validVec_2$D_IN;
if (tlb_m_validVec_20$EN)
tlb_m_validVec_20 <= `BSV_ASSIGNMENT_DELAY tlb_m_validVec_20$D_IN;
if (tlb_m_validVec_21$EN)
tlb_m_validVec_21 <= `BSV_ASSIGNMENT_DELAY tlb_m_validVec_21$D_IN;
if (tlb_m_validVec_22$EN)
tlb_m_validVec_22 <= `BSV_ASSIGNMENT_DELAY tlb_m_validVec_22$D_IN;
if (tlb_m_validVec_23$EN)
tlb_m_validVec_23 <= `BSV_ASSIGNMENT_DELAY tlb_m_validVec_23$D_IN;
if (tlb_m_validVec_24$EN)
tlb_m_validVec_24 <= `BSV_ASSIGNMENT_DELAY tlb_m_validVec_24$D_IN;
if (tlb_m_validVec_25$EN)
tlb_m_validVec_25 <= `BSV_ASSIGNMENT_DELAY tlb_m_validVec_25$D_IN;
if (tlb_m_validVec_26$EN)
tlb_m_validVec_26 <= `BSV_ASSIGNMENT_DELAY tlb_m_validVec_26$D_IN;
if (tlb_m_validVec_27$EN)
tlb_m_validVec_27 <= `BSV_ASSIGNMENT_DELAY tlb_m_validVec_27$D_IN;
if (tlb_m_validVec_28$EN)
tlb_m_validVec_28 <= `BSV_ASSIGNMENT_DELAY tlb_m_validVec_28$D_IN;
if (tlb_m_validVec_29$EN)
tlb_m_validVec_29 <= `BSV_ASSIGNMENT_DELAY tlb_m_validVec_29$D_IN;
if (tlb_m_validVec_3$EN)
tlb_m_validVec_3 <= `BSV_ASSIGNMENT_DELAY tlb_m_validVec_3$D_IN;
if (tlb_m_validVec_30$EN)
tlb_m_validVec_30 <= `BSV_ASSIGNMENT_DELAY tlb_m_validVec_30$D_IN;
if (tlb_m_validVec_31$EN)
tlb_m_validVec_31 <= `BSV_ASSIGNMENT_DELAY tlb_m_validVec_31$D_IN;
if (tlb_m_validVec_4$EN)
tlb_m_validVec_4 <= `BSV_ASSIGNMENT_DELAY tlb_m_validVec_4$D_IN;
if (tlb_m_validVec_5$EN)
tlb_m_validVec_5 <= `BSV_ASSIGNMENT_DELAY tlb_m_validVec_5$D_IN;
if (tlb_m_validVec_6$EN)
tlb_m_validVec_6 <= `BSV_ASSIGNMENT_DELAY tlb_m_validVec_6$D_IN;
if (tlb_m_validVec_7$EN)
tlb_m_validVec_7 <= `BSV_ASSIGNMENT_DELAY tlb_m_validVec_7$D_IN;
if (tlb_m_validVec_8$EN)
tlb_m_validVec_8 <= `BSV_ASSIGNMENT_DELAY tlb_m_validVec_8$D_IN;
if (tlb_m_validVec_9$EN)
tlb_m_validVec_9 <= `BSV_ASSIGNMENT_DELAY tlb_m_validVec_9$D_IN;
if (vm_info$EN) vm_info <= `BSV_ASSIGNMENT_DELAY vm_info$D_IN;
if (waitFlushP$EN)
waitFlushP <= `BSV_ASSIGNMENT_DELAY waitFlushP$D_IN;
end
if (tlb_m_entryVec_0$EN)
tlb_m_entryVec_0 <= `BSV_ASSIGNMENT_DELAY tlb_m_entryVec_0$D_IN;
if (tlb_m_entryVec_1$EN)
tlb_m_entryVec_1 <= `BSV_ASSIGNMENT_DELAY tlb_m_entryVec_1$D_IN;
if (tlb_m_entryVec_10$EN)
tlb_m_entryVec_10 <= `BSV_ASSIGNMENT_DELAY tlb_m_entryVec_10$D_IN;
if (tlb_m_entryVec_11$EN)
tlb_m_entryVec_11 <= `BSV_ASSIGNMENT_DELAY tlb_m_entryVec_11$D_IN;
if (tlb_m_entryVec_12$EN)
tlb_m_entryVec_12 <= `BSV_ASSIGNMENT_DELAY tlb_m_entryVec_12$D_IN;
if (tlb_m_entryVec_13$EN)
tlb_m_entryVec_13 <= `BSV_ASSIGNMENT_DELAY tlb_m_entryVec_13$D_IN;
if (tlb_m_entryVec_14$EN)
tlb_m_entryVec_14 <= `BSV_ASSIGNMENT_DELAY tlb_m_entryVec_14$D_IN;
if (tlb_m_entryVec_15$EN)
tlb_m_entryVec_15 <= `BSV_ASSIGNMENT_DELAY tlb_m_entryVec_15$D_IN;
if (tlb_m_entryVec_16$EN)
tlb_m_entryVec_16 <= `BSV_ASSIGNMENT_DELAY tlb_m_entryVec_16$D_IN;
if (tlb_m_entryVec_17$EN)
tlb_m_entryVec_17 <= `BSV_ASSIGNMENT_DELAY tlb_m_entryVec_17$D_IN;
if (tlb_m_entryVec_18$EN)
tlb_m_entryVec_18 <= `BSV_ASSIGNMENT_DELAY tlb_m_entryVec_18$D_IN;
if (tlb_m_entryVec_19$EN)
tlb_m_entryVec_19 <= `BSV_ASSIGNMENT_DELAY tlb_m_entryVec_19$D_IN;
if (tlb_m_entryVec_2$EN)
tlb_m_entryVec_2 <= `BSV_ASSIGNMENT_DELAY tlb_m_entryVec_2$D_IN;
if (tlb_m_entryVec_20$EN)
tlb_m_entryVec_20 <= `BSV_ASSIGNMENT_DELAY tlb_m_entryVec_20$D_IN;
if (tlb_m_entryVec_21$EN)
tlb_m_entryVec_21 <= `BSV_ASSIGNMENT_DELAY tlb_m_entryVec_21$D_IN;
if (tlb_m_entryVec_22$EN)
tlb_m_entryVec_22 <= `BSV_ASSIGNMENT_DELAY tlb_m_entryVec_22$D_IN;
if (tlb_m_entryVec_23$EN)
tlb_m_entryVec_23 <= `BSV_ASSIGNMENT_DELAY tlb_m_entryVec_23$D_IN;
if (tlb_m_entryVec_24$EN)
tlb_m_entryVec_24 <= `BSV_ASSIGNMENT_DELAY tlb_m_entryVec_24$D_IN;
if (tlb_m_entryVec_25$EN)
tlb_m_entryVec_25 <= `BSV_ASSIGNMENT_DELAY tlb_m_entryVec_25$D_IN;
if (tlb_m_entryVec_26$EN)
tlb_m_entryVec_26 <= `BSV_ASSIGNMENT_DELAY tlb_m_entryVec_26$D_IN;
if (tlb_m_entryVec_27$EN)
tlb_m_entryVec_27 <= `BSV_ASSIGNMENT_DELAY tlb_m_entryVec_27$D_IN;
if (tlb_m_entryVec_28$EN)
tlb_m_entryVec_28 <= `BSV_ASSIGNMENT_DELAY tlb_m_entryVec_28$D_IN;
if (tlb_m_entryVec_29$EN)
tlb_m_entryVec_29 <= `BSV_ASSIGNMENT_DELAY tlb_m_entryVec_29$D_IN;
if (tlb_m_entryVec_3$EN)
tlb_m_entryVec_3 <= `BSV_ASSIGNMENT_DELAY tlb_m_entryVec_3$D_IN;
if (tlb_m_entryVec_30$EN)
tlb_m_entryVec_30 <= `BSV_ASSIGNMENT_DELAY tlb_m_entryVec_30$D_IN;
if (tlb_m_entryVec_31$EN)
tlb_m_entryVec_31 <= `BSV_ASSIGNMENT_DELAY tlb_m_entryVec_31$D_IN;
if (tlb_m_entryVec_4$EN)
tlb_m_entryVec_4 <= `BSV_ASSIGNMENT_DELAY tlb_m_entryVec_4$D_IN;
if (tlb_m_entryVec_5$EN)
tlb_m_entryVec_5 <= `BSV_ASSIGNMENT_DELAY tlb_m_entryVec_5$D_IN;
if (tlb_m_entryVec_6$EN)
tlb_m_entryVec_6 <= `BSV_ASSIGNMENT_DELAY tlb_m_entryVec_6$D_IN;
if (tlb_m_entryVec_7$EN)
tlb_m_entryVec_7 <= `BSV_ASSIGNMENT_DELAY tlb_m_entryVec_7$D_IN;
if (tlb_m_entryVec_8$EN)
tlb_m_entryVec_8 <= `BSV_ASSIGNMENT_DELAY tlb_m_entryVec_8$D_IN;
if (tlb_m_entryVec_9$EN)
tlb_m_entryVec_9 <= `BSV_ASSIGNMENT_DELAY tlb_m_entryVec_9$D_IN;
end
// synopsys translate_off
`ifdef BSV_NO_INITIAL_BLOCKS
`else // not BSV_NO_INITIAL_BLOCKS
initial
begin
flushRqToPQ_clearReq_rl = 1'h0;
flushRqToPQ_deqReq_rl = 1'h0;
flushRqToPQ_empty = 1'h0;
flushRqToPQ_enqReq_rl = 1'h0;
flushRqToPQ_full = 1'h0;
flushRsFromPQ_clearReq_rl = 1'h0;
flushRsFromPQ_deqReq_rl = 1'h0;
flushRsFromPQ_empty = 1'h0;
flushRsFromPQ_enqReq_rl = 1'h0;
flushRsFromPQ_full = 1'h0;
hitQ_clearReq_rl = 1'h0;
hitQ_data_0 = 69'h0AAAAAAAAAAAAAAAAA;
hitQ_data_1 = 69'h0AAAAAAAAAAAAAAAAA;
hitQ_deqP = 1'h0;
hitQ_deqReq_rl = 1'h0;
hitQ_empty = 1'h0;
hitQ_enqP = 1'h0;
hitQ_enqReq_rl = 70'h2AAAAAAAAAAAAAAAAA;
hitQ_full = 1'h0;
miss = 65'h0AAAAAAAAAAAAAAAA;
needFlush = 1'h0;
perfReqQ_clearReq_rl = 1'h0;
perfReqQ_data_0 = 3'h2;
perfReqQ_deqReq_rl = 1'h0;
perfReqQ_empty = 1'h0;
perfReqQ_enqReq_rl = 4'hA;
perfReqQ_full = 1'h0;
rqToPQ_clearReq_rl = 1'h0;
rqToPQ_data_0 = 27'h2AAAAAA;
rqToPQ_data_1 = 27'h2AAAAAA;
rqToPQ_deqP = 1'h0;
rqToPQ_deqReq_rl = 1'h0;
rqToPQ_empty = 1'h0;
rqToPQ_enqP = 1'h0;
rqToPQ_enqReq_rl = 28'hAAAAAAA;
rqToPQ_full = 1'h0;
rsFromPQ_clearReq_rl = 1'h0;
rsFromPQ_data_0 = 81'h0AAAAAAAAAAAAAAAAAAAA;
rsFromPQ_data_1 = 81'h0AAAAAAAAAAAAAAAAAAAA;
rsFromPQ_deqP = 1'h0;
rsFromPQ_deqReq_rl = 1'h0;
rsFromPQ_empty = 1'h0;
rsFromPQ_enqP = 1'h0;
rsFromPQ_enqReq_rl = 82'h2AAAAAAAAAAAAAAAAAAAA;
rsFromPQ_full = 1'h0;
tlb_m_entryVec_0 = 80'hAAAAAAAAAAAAAAAAAAAA;
tlb_m_entryVec_1 = 80'hAAAAAAAAAAAAAAAAAAAA;
tlb_m_entryVec_10 = 80'hAAAAAAAAAAAAAAAAAAAA;
tlb_m_entryVec_11 = 80'hAAAAAAAAAAAAAAAAAAAA;
tlb_m_entryVec_12 = 80'hAAAAAAAAAAAAAAAAAAAA;
tlb_m_entryVec_13 = 80'hAAAAAAAAAAAAAAAAAAAA;
tlb_m_entryVec_14 = 80'hAAAAAAAAAAAAAAAAAAAA;
tlb_m_entryVec_15 = 80'hAAAAAAAAAAAAAAAAAAAA;
tlb_m_entryVec_16 = 80'hAAAAAAAAAAAAAAAAAAAA;
tlb_m_entryVec_17 = 80'hAAAAAAAAAAAAAAAAAAAA;
tlb_m_entryVec_18 = 80'hAAAAAAAAAAAAAAAAAAAA;
tlb_m_entryVec_19 = 80'hAAAAAAAAAAAAAAAAAAAA;
tlb_m_entryVec_2 = 80'hAAAAAAAAAAAAAAAAAAAA;
tlb_m_entryVec_20 = 80'hAAAAAAAAAAAAAAAAAAAA;
tlb_m_entryVec_21 = 80'hAAAAAAAAAAAAAAAAAAAA;
tlb_m_entryVec_22 = 80'hAAAAAAAAAAAAAAAAAAAA;
tlb_m_entryVec_23 = 80'hAAAAAAAAAAAAAAAAAAAA;
tlb_m_entryVec_24 = 80'hAAAAAAAAAAAAAAAAAAAA;
tlb_m_entryVec_25 = 80'hAAAAAAAAAAAAAAAAAAAA;
tlb_m_entryVec_26 = 80'hAAAAAAAAAAAAAAAAAAAA;
tlb_m_entryVec_27 = 80'hAAAAAAAAAAAAAAAAAAAA;
tlb_m_entryVec_28 = 80'hAAAAAAAAAAAAAAAAAAAA;
tlb_m_entryVec_29 = 80'hAAAAAAAAAAAAAAAAAAAA;
tlb_m_entryVec_3 = 80'hAAAAAAAAAAAAAAAAAAAA;
tlb_m_entryVec_30 = 80'hAAAAAAAAAAAAAAAAAAAA;
tlb_m_entryVec_31 = 80'hAAAAAAAAAAAAAAAAAAAA;
tlb_m_entryVec_4 = 80'hAAAAAAAAAAAAAAAAAAAA;
tlb_m_entryVec_5 = 80'hAAAAAAAAAAAAAAAAAAAA;
tlb_m_entryVec_6 = 80'hAAAAAAAAAAAAAAAAAAAA;
tlb_m_entryVec_7 = 80'hAAAAAAAAAAAAAAAAAAAA;
tlb_m_entryVec_8 = 80'hAAAAAAAAAAAAAAAAAAAA;
tlb_m_entryVec_9 = 80'hAAAAAAAAAAAAAAAAAAAA;
tlb_m_lruBit_rl = 32'hAAAAAAAA;
tlb_m_randIdx = 5'h0A;
tlb_m_updRepIdx_rl = 6'h2A;
tlb_m_validVec_0 = 1'h0;
tlb_m_validVec_1 = 1'h0;
tlb_m_validVec_10 = 1'h0;
tlb_m_validVec_11 = 1'h0;
tlb_m_validVec_12 = 1'h0;
tlb_m_validVec_13 = 1'h0;
tlb_m_validVec_14 = 1'h0;
tlb_m_validVec_15 = 1'h0;
tlb_m_validVec_16 = 1'h0;
tlb_m_validVec_17 = 1'h0;
tlb_m_validVec_18 = 1'h0;
tlb_m_validVec_19 = 1'h0;
tlb_m_validVec_2 = 1'h0;
tlb_m_validVec_20 = 1'h0;
tlb_m_validVec_21 = 1'h0;
tlb_m_validVec_22 = 1'h0;
tlb_m_validVec_23 = 1'h0;
tlb_m_validVec_24 = 1'h0;
tlb_m_validVec_25 = 1'h0;
tlb_m_validVec_26 = 1'h0;
tlb_m_validVec_27 = 1'h0;
tlb_m_validVec_28 = 1'h0;
tlb_m_validVec_29 = 1'h0;
tlb_m_validVec_3 = 1'h0;
tlb_m_validVec_30 = 1'h0;
tlb_m_validVec_31 = 1'h0;
tlb_m_validVec_4 = 1'h0;
tlb_m_validVec_5 = 1'h0;
tlb_m_validVec_6 = 1'h0;
tlb_m_validVec_7 = 1'h0;
tlb_m_validVec_8 = 1'h0;
tlb_m_validVec_9 = 1'h0;
vm_info = 49'h0AAAAAAAAAAAA;
waitFlushP = 1'h0;
end
`endif // BSV_NO_INITIAL_BLOCKS
// synopsys translate_on
endmodule // mkITlb
Reference in New Issue View Git Blame Copy Permalink