Cheri-research/Toooba
1
0
Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity
Files
f280287589aa506bb2064df321cd38cdaff4cf4f
Toooba/src_SSITH_P3/Verilog_RTL/mkLLCache.v
Darius Rad 2125e86f8f Update compiled output.
2019-04-09 14:21:52 -04:00

11770 lines
482 KiB
Verilog
Raw Blame History

//
// Generated by Bluespec Compiler, version 2017.07.A (build 4f360250d, 2017-07-21)
//
//
//
//
// Ports:
// Name I/O size props
// to_child_rsFromC_notFull O 1
// RDY_to_child_rsFromC_notFull O 1 const
// RDY_to_child_rsFromC_enq O 1
// to_child_rqFromC_notFull O 1
// RDY_to_child_rqFromC_notFull O 1 const
// RDY_to_child_rqFromC_enq O 1
// to_child_toC_notEmpty O 1
// RDY_to_child_toC_notEmpty O 1 const
// RDY_to_child_toC_deq O 1
// to_child_toC_first O 584
// RDY_to_child_toC_first O 1
// dma_memReq_notFull O 1
// RDY_dma_memReq_notFull O 1 const
// RDY_dma_memReq_enq O 1
// dma_respLd_notEmpty O 1
// RDY_dma_respLd_notEmpty O 1 const
// RDY_dma_respLd_deq O 1
// dma_respLd_first O 517
// RDY_dma_respLd_first O 1
// dma_respSt_notEmpty O 1
// RDY_dma_respSt_notEmpty O 1 const
// RDY_dma_respSt_deq O 1
// dma_respSt_first O 5
// RDY_dma_respSt_first O 1
// to_mem_toM_notEmpty O 1
// RDY_to_mem_toM_notEmpty O 1 const
// RDY_to_mem_toM_deq O 1
// to_mem_toM_first O 641
// RDY_to_mem_toM_first O 1
// to_mem_rsFromM_notFull O 1
// RDY_to_mem_rsFromM_notFull O 1 const
// RDY_to_mem_rsFromM_enq O 1
// cRqStuck_get O 87
// RDY_cRqStuck_get O 1 const
// RDY_perf_setStatus O 1 const
// RDY_perf_req O 1
// perf_resp O 68
// RDY_perf_resp O 1
// perf_respValid O 1
// RDY_perf_respValid O 1 const
// CLK I 1 clock
// RST_N I 1 reset
// to_child_rsFromC_enq_x I 580
// to_child_rqFromC_enq_x I 73
// dma_memReq_enq_x I 645
// to_mem_rsFromM_enq_x I 517
// perf_setStatus_doStats I 1 unused
// perf_req_r I 4
// EN_to_child_rsFromC_enq I 1
// EN_to_child_rqFromC_enq I 1
// EN_to_child_toC_deq I 1
// EN_dma_memReq_enq I 1
// EN_dma_respLd_deq I 1
// EN_dma_respSt_deq I 1
// EN_to_mem_toM_deq I 1
// EN_to_mem_rsFromM_enq I 1
// EN_perf_setStatus I 1 unused
// EN_perf_req I 1
// EN_cRqStuck_get I 1 unused
// EN_perf_resp I 1
//
// No combinational paths from inputs to outputs
//
//
`ifdef BSV_ASSIGNMENT_DELAY
`else
`define BSV_ASSIGNMENT_DELAY
`endif
`ifdef BSV_POSITIVE_RESET
`define BSV_RESET_VALUE 1'b1
`define BSV_RESET_EDGE posedge
`else
`define BSV_RESET_VALUE 1'b0
`define BSV_RESET_EDGE negedge
`endif
module mkLLCache(CLK,
RST_N,
to_child_rsFromC_notFull,
RDY_to_child_rsFromC_notFull,
to_child_rsFromC_enq_x,
EN_to_child_rsFromC_enq,
RDY_to_child_rsFromC_enq,
to_child_rqFromC_notFull,
RDY_to_child_rqFromC_notFull,
to_child_rqFromC_enq_x,
EN_to_child_rqFromC_enq,
RDY_to_child_rqFromC_enq,
to_child_toC_notEmpty,
RDY_to_child_toC_notEmpty,
EN_to_child_toC_deq,
RDY_to_child_toC_deq,
to_child_toC_first,
RDY_to_child_toC_first,
dma_memReq_notFull,
RDY_dma_memReq_notFull,
dma_memReq_enq_x,
EN_dma_memReq_enq,
RDY_dma_memReq_enq,
dma_respLd_notEmpty,
RDY_dma_respLd_notEmpty,
EN_dma_respLd_deq,
RDY_dma_respLd_deq,
dma_respLd_first,
RDY_dma_respLd_first,
dma_respSt_notEmpty,
RDY_dma_respSt_notEmpty,
EN_dma_respSt_deq,
RDY_dma_respSt_deq,
dma_respSt_first,
RDY_dma_respSt_first,
to_mem_toM_notEmpty,
RDY_to_mem_toM_notEmpty,
EN_to_mem_toM_deq,
RDY_to_mem_toM_deq,
to_mem_toM_first,
RDY_to_mem_toM_first,
to_mem_rsFromM_notFull,
RDY_to_mem_rsFromM_notFull,
to_mem_rsFromM_enq_x,
EN_to_mem_rsFromM_enq,
RDY_to_mem_rsFromM_enq,
EN_cRqStuck_get,
cRqStuck_get,
RDY_cRqStuck_get,
perf_setStatus_doStats,
EN_perf_setStatus,
RDY_perf_setStatus,
perf_req_r,
EN_perf_req,
RDY_perf_req,
EN_perf_resp,
perf_resp,
RDY_perf_resp,
perf_respValid,
RDY_perf_respValid);
input CLK;
input RST_N;
// value method to_child_rsFromC_notFull
output to_child_rsFromC_notFull;
output RDY_to_child_rsFromC_notFull;
// action method to_child_rsFromC_enq
input [579 : 0] to_child_rsFromC_enq_x;
input EN_to_child_rsFromC_enq;
output RDY_to_child_rsFromC_enq;
// value method to_child_rqFromC_notFull
output to_child_rqFromC_notFull;
output RDY_to_child_rqFromC_notFull;
// action method to_child_rqFromC_enq
input [72 : 0] to_child_rqFromC_enq_x;
input EN_to_child_rqFromC_enq;
output RDY_to_child_rqFromC_enq;
// value method to_child_toC_notEmpty
output to_child_toC_notEmpty;
output RDY_to_child_toC_notEmpty;
// action method to_child_toC_deq
input EN_to_child_toC_deq;
output RDY_to_child_toC_deq;
// value method to_child_toC_first
output [583 : 0] to_child_toC_first;
output RDY_to_child_toC_first;
// value method dma_memReq_notFull
output dma_memReq_notFull;
output RDY_dma_memReq_notFull;
// action method dma_memReq_enq
input [644 : 0] dma_memReq_enq_x;
input EN_dma_memReq_enq;
output RDY_dma_memReq_enq;
// value method dma_respLd_notEmpty
output dma_respLd_notEmpty;
output RDY_dma_respLd_notEmpty;
// action method dma_respLd_deq
input EN_dma_respLd_deq;
output RDY_dma_respLd_deq;
// value method dma_respLd_first
output [516 : 0] dma_respLd_first;
output RDY_dma_respLd_first;
// value method dma_respSt_notEmpty
output dma_respSt_notEmpty;
output RDY_dma_respSt_notEmpty;
// action method dma_respSt_deq
input EN_dma_respSt_deq;
output RDY_dma_respSt_deq;
// value method dma_respSt_first
output [4 : 0] dma_respSt_first;
output RDY_dma_respSt_first;
// value method to_mem_toM_notEmpty
output to_mem_toM_notEmpty;
output RDY_to_mem_toM_notEmpty;
// action method to_mem_toM_deq
input EN_to_mem_toM_deq;
output RDY_to_mem_toM_deq;
// value method to_mem_toM_first
output [640 : 0] to_mem_toM_first;
output RDY_to_mem_toM_first;
// value method to_mem_rsFromM_notFull
output to_mem_rsFromM_notFull;
output RDY_to_mem_rsFromM_notFull;
// action method to_mem_rsFromM_enq
input [516 : 0] to_mem_rsFromM_enq_x;
input EN_to_mem_rsFromM_enq;
output RDY_to_mem_rsFromM_enq;
// actionvalue method cRqStuck_get
input EN_cRqStuck_get;
output [86 : 0] cRqStuck_get;
output RDY_cRqStuck_get;
// action method perf_setStatus
input perf_setStatus_doStats;
input EN_perf_setStatus;
output RDY_perf_setStatus;
// action method perf_req
input [3 : 0] perf_req_r;
input EN_perf_req;
output RDY_perf_req;
// actionvalue method perf_resp
input EN_perf_resp;
output [67 : 0] perf_resp;
output RDY_perf_resp;
// value method perf_respValid
output perf_respValid;
output RDY_perf_respValid;
// signals for module outputs
wire [640 : 0] to_mem_toM_first;
wire [583 : 0] to_child_toC_first;
wire [516 : 0] dma_respLd_first;
wire [86 : 0] cRqStuck_get;
wire [67 : 0] perf_resp;
wire [4 : 0] dma_respSt_first;
wire RDY_cRqStuck_get,
RDY_dma_memReq_enq,
RDY_dma_memReq_notFull,
RDY_dma_respLd_deq,
RDY_dma_respLd_first,
RDY_dma_respLd_notEmpty,
RDY_dma_respSt_deq,
RDY_dma_respSt_first,
RDY_dma_respSt_notEmpty,
RDY_perf_req,
RDY_perf_resp,
RDY_perf_respValid,
RDY_perf_setStatus,
RDY_to_child_rqFromC_enq,
RDY_to_child_rqFromC_notFull,
RDY_to_child_rsFromC_enq,
RDY_to_child_rsFromC_notFull,
RDY_to_child_toC_deq,
RDY_to_child_toC_first,
RDY_to_child_toC_notEmpty,
RDY_to_mem_rsFromM_enq,
RDY_to_mem_rsFromM_notFull,
RDY_to_mem_toM_deq,
RDY_to_mem_toM_first,
RDY_to_mem_toM_notEmpty,
dma_memReq_notFull,
dma_respLd_notEmpty,
dma_respSt_notEmpty,
perf_respValid,
to_child_rqFromC_notFull,
to_child_rsFromC_notFull,
to_child_toC_notEmpty,
to_mem_rsFromM_notFull,
to_mem_toM_notEmpty;
// inlined wires
reg [641 : 0] cache_toMQ_enqReq_lat_0$wget;
reg [6 : 0] cache_rsToCIndexQ_enqReq_lat_0$wget;
wire [645 : 0] cache_rqFromDmaQ_enqReq_lat_0$wget;
wire [584 : 0] cache_toCQ_enqReq_lat_0$wget;
wire [580 : 0] cache_rsFromCQ_enqReq_lat_0$wget;
wire [517 : 0] cache_rsFromMQ_enqReq_lat_0$wget,
cache_rsLdToDmaQ_enqReq_lat_0$wget;
wire [73 : 0] cache_rqFromCQ_enqReq_lat_0$wget;
wire [5 : 0] cache_rsStToDmaQ_enqReq_lat_0$wget;
wire [4 : 0] cache_cRqRetryIndexQ_enqReq_lat_0$wget,
perfReqQ_enqReq_lat_0$wget;
wire cache_cRqRetryIndexQ_enqReq_lat_0$whas,
cache_rsFromMQ_deqReq_lat_0$whas,
cache_rsToCIndexQ_enqReq_lat_0$whas,
cache_toCQ_enqReq_lat_0$whas,
cache_toMQ_enqReq_lat_0$whas;
// register cache_cRqRetryIndexQ_clearReq_rl
reg cache_cRqRetryIndexQ_clearReq_rl;
wire cache_cRqRetryIndexQ_clearReq_rl$D_IN,
cache_cRqRetryIndexQ_clearReq_rl$EN;
// register cache_cRqRetryIndexQ_data_0
reg [3 : 0] cache_cRqRetryIndexQ_data_0;
wire [3 : 0] cache_cRqRetryIndexQ_data_0$D_IN;
wire cache_cRqRetryIndexQ_data_0$EN;
// register cache_cRqRetryIndexQ_data_1
reg [3 : 0] cache_cRqRetryIndexQ_data_1;
wire [3 : 0] cache_cRqRetryIndexQ_data_1$D_IN;
wire cache_cRqRetryIndexQ_data_1$EN;
// register cache_cRqRetryIndexQ_data_10
reg [3 : 0] cache_cRqRetryIndexQ_data_10;
wire [3 : 0] cache_cRqRetryIndexQ_data_10$D_IN;
wire cache_cRqRetryIndexQ_data_10$EN;
// register cache_cRqRetryIndexQ_data_11
reg [3 : 0] cache_cRqRetryIndexQ_data_11;
wire [3 : 0] cache_cRqRetryIndexQ_data_11$D_IN;
wire cache_cRqRetryIndexQ_data_11$EN;
// register cache_cRqRetryIndexQ_data_12
reg [3 : 0] cache_cRqRetryIndexQ_data_12;
wire [3 : 0] cache_cRqRetryIndexQ_data_12$D_IN;
wire cache_cRqRetryIndexQ_data_12$EN;
// register cache_cRqRetryIndexQ_data_13
reg [3 : 0] cache_cRqRetryIndexQ_data_13;
wire [3 : 0] cache_cRqRetryIndexQ_data_13$D_IN;
wire cache_cRqRetryIndexQ_data_13$EN;
// register cache_cRqRetryIndexQ_data_14
reg [3 : 0] cache_cRqRetryIndexQ_data_14;
wire [3 : 0] cache_cRqRetryIndexQ_data_14$D_IN;
wire cache_cRqRetryIndexQ_data_14$EN;
// register cache_cRqRetryIndexQ_data_15
reg [3 : 0] cache_cRqRetryIndexQ_data_15;
wire [3 : 0] cache_cRqRetryIndexQ_data_15$D_IN;
wire cache_cRqRetryIndexQ_data_15$EN;
// register cache_cRqRetryIndexQ_data_2
reg [3 : 0] cache_cRqRetryIndexQ_data_2;
wire [3 : 0] cache_cRqRetryIndexQ_data_2$D_IN;
wire cache_cRqRetryIndexQ_data_2$EN;
// register cache_cRqRetryIndexQ_data_3
reg [3 : 0] cache_cRqRetryIndexQ_data_3;
wire [3 : 0] cache_cRqRetryIndexQ_data_3$D_IN;
wire cache_cRqRetryIndexQ_data_3$EN;
// register cache_cRqRetryIndexQ_data_4
reg [3 : 0] cache_cRqRetryIndexQ_data_4;
wire [3 : 0] cache_cRqRetryIndexQ_data_4$D_IN;
wire cache_cRqRetryIndexQ_data_4$EN;
// register cache_cRqRetryIndexQ_data_5
reg [3 : 0] cache_cRqRetryIndexQ_data_5;
wire [3 : 0] cache_cRqRetryIndexQ_data_5$D_IN;
wire cache_cRqRetryIndexQ_data_5$EN;
// register cache_cRqRetryIndexQ_data_6
reg [3 : 0] cache_cRqRetryIndexQ_data_6;
wire [3 : 0] cache_cRqRetryIndexQ_data_6$D_IN;
wire cache_cRqRetryIndexQ_data_6$EN;
// register cache_cRqRetryIndexQ_data_7
reg [3 : 0] cache_cRqRetryIndexQ_data_7;
wire [3 : 0] cache_cRqRetryIndexQ_data_7$D_IN;
wire cache_cRqRetryIndexQ_data_7$EN;
// register cache_cRqRetryIndexQ_data_8
reg [3 : 0] cache_cRqRetryIndexQ_data_8;
wire [3 : 0] cache_cRqRetryIndexQ_data_8$D_IN;
wire cache_cRqRetryIndexQ_data_8$EN;
// register cache_cRqRetryIndexQ_data_9
reg [3 : 0] cache_cRqRetryIndexQ_data_9;
wire [3 : 0] cache_cRqRetryIndexQ_data_9$D_IN;
wire cache_cRqRetryIndexQ_data_9$EN;
// register cache_cRqRetryIndexQ_deqP
reg [3 : 0] cache_cRqRetryIndexQ_deqP;
wire [3 : 0] cache_cRqRetryIndexQ_deqP$D_IN;
wire cache_cRqRetryIndexQ_deqP$EN;
// register cache_cRqRetryIndexQ_deqReq_rl
reg cache_cRqRetryIndexQ_deqReq_rl;
wire cache_cRqRetryIndexQ_deqReq_rl$D_IN, cache_cRqRetryIndexQ_deqReq_rl$EN;
// register cache_cRqRetryIndexQ_empty
reg cache_cRqRetryIndexQ_empty;
wire cache_cRqRetryIndexQ_empty$D_IN, cache_cRqRetryIndexQ_empty$EN;
// register cache_cRqRetryIndexQ_enqP
reg [3 : 0] cache_cRqRetryIndexQ_enqP;
wire [3 : 0] cache_cRqRetryIndexQ_enqP$D_IN;
wire cache_cRqRetryIndexQ_enqP$EN;
// register cache_cRqRetryIndexQ_enqReq_rl
reg [4 : 0] cache_cRqRetryIndexQ_enqReq_rl;
wire [4 : 0] cache_cRqRetryIndexQ_enqReq_rl$D_IN;
wire cache_cRqRetryIndexQ_enqReq_rl$EN;
// register cache_cRqRetryIndexQ_full
reg cache_cRqRetryIndexQ_full;
wire cache_cRqRetryIndexQ_full$D_IN, cache_cRqRetryIndexQ_full$EN;
// register cache_doLdAfterReplace
reg cache_doLdAfterReplace;
wire cache_doLdAfterReplace$D_IN, cache_doLdAfterReplace$EN;
// register cache_priorNewCRqSrc
reg cache_priorNewCRqSrc;
wire cache_priorNewCRqSrc$D_IN, cache_priorNewCRqSrc$EN;
// register cache_rqFromCQ_clearReq_rl
reg cache_rqFromCQ_clearReq_rl;
wire cache_rqFromCQ_clearReq_rl$D_IN, cache_rqFromCQ_clearReq_rl$EN;
// register cache_rqFromCQ_data_0
reg [72 : 0] cache_rqFromCQ_data_0;
wire [72 : 0] cache_rqFromCQ_data_0$D_IN;
wire cache_rqFromCQ_data_0$EN;
// register cache_rqFromCQ_data_1
reg [72 : 0] cache_rqFromCQ_data_1;
wire [72 : 0] cache_rqFromCQ_data_1$D_IN;
wire cache_rqFromCQ_data_1$EN;
// register cache_rqFromCQ_deqP
reg cache_rqFromCQ_deqP;
wire cache_rqFromCQ_deqP$D_IN, cache_rqFromCQ_deqP$EN;
// register cache_rqFromCQ_deqReq_rl
reg cache_rqFromCQ_deqReq_rl;
wire cache_rqFromCQ_deqReq_rl$D_IN, cache_rqFromCQ_deqReq_rl$EN;
// register cache_rqFromCQ_empty
reg cache_rqFromCQ_empty;
wire cache_rqFromCQ_empty$D_IN, cache_rqFromCQ_empty$EN;
// register cache_rqFromCQ_enqP
reg cache_rqFromCQ_enqP;
wire cache_rqFromCQ_enqP$D_IN, cache_rqFromCQ_enqP$EN;
// register cache_rqFromCQ_enqReq_rl
reg [73 : 0] cache_rqFromCQ_enqReq_rl;
wire [73 : 0] cache_rqFromCQ_enqReq_rl$D_IN;
wire cache_rqFromCQ_enqReq_rl$EN;
// register cache_rqFromCQ_full
reg cache_rqFromCQ_full;
wire cache_rqFromCQ_full$D_IN, cache_rqFromCQ_full$EN;
// register cache_rqFromDmaQ_clearReq_rl
reg cache_rqFromDmaQ_clearReq_rl;
wire cache_rqFromDmaQ_clearReq_rl$D_IN, cache_rqFromDmaQ_clearReq_rl$EN;
// register cache_rqFromDmaQ_data_0
reg [644 : 0] cache_rqFromDmaQ_data_0;
wire [644 : 0] cache_rqFromDmaQ_data_0$D_IN;
wire cache_rqFromDmaQ_data_0$EN;
// register cache_rqFromDmaQ_data_1
reg [644 : 0] cache_rqFromDmaQ_data_1;
wire [644 : 0] cache_rqFromDmaQ_data_1$D_IN;
wire cache_rqFromDmaQ_data_1$EN;
// register cache_rqFromDmaQ_deqP
reg cache_rqFromDmaQ_deqP;
wire cache_rqFromDmaQ_deqP$D_IN, cache_rqFromDmaQ_deqP$EN;
// register cache_rqFromDmaQ_deqReq_rl
reg cache_rqFromDmaQ_deqReq_rl;
wire cache_rqFromDmaQ_deqReq_rl$D_IN, cache_rqFromDmaQ_deqReq_rl$EN;
// register cache_rqFromDmaQ_empty
reg cache_rqFromDmaQ_empty;
wire cache_rqFromDmaQ_empty$D_IN, cache_rqFromDmaQ_empty$EN;
// register cache_rqFromDmaQ_enqP
reg cache_rqFromDmaQ_enqP;
wire cache_rqFromDmaQ_enqP$D_IN, cache_rqFromDmaQ_enqP$EN;
// register cache_rqFromDmaQ_enqReq_rl
reg [645 : 0] cache_rqFromDmaQ_enqReq_rl;
wire [645 : 0] cache_rqFromDmaQ_enqReq_rl$D_IN;
wire cache_rqFromDmaQ_enqReq_rl$EN;
// register cache_rqFromDmaQ_full
reg cache_rqFromDmaQ_full;
wire cache_rqFromDmaQ_full$D_IN, cache_rqFromDmaQ_full$EN;
// register cache_rsFromCQ_clearReq_rl
reg cache_rsFromCQ_clearReq_rl;
wire cache_rsFromCQ_clearReq_rl$D_IN, cache_rsFromCQ_clearReq_rl$EN;
// register cache_rsFromCQ_data_0
reg [579 : 0] cache_rsFromCQ_data_0;
wire [579 : 0] cache_rsFromCQ_data_0$D_IN;
wire cache_rsFromCQ_data_0$EN;
// register cache_rsFromCQ_data_1
reg [579 : 0] cache_rsFromCQ_data_1;
wire [579 : 0] cache_rsFromCQ_data_1$D_IN;
wire cache_rsFromCQ_data_1$EN;
// register cache_rsFromCQ_deqP
reg cache_rsFromCQ_deqP;
wire cache_rsFromCQ_deqP$D_IN, cache_rsFromCQ_deqP$EN;
// register cache_rsFromCQ_deqReq_rl
reg cache_rsFromCQ_deqReq_rl;
wire cache_rsFromCQ_deqReq_rl$D_IN, cache_rsFromCQ_deqReq_rl$EN;
// register cache_rsFromCQ_empty
reg cache_rsFromCQ_empty;
wire cache_rsFromCQ_empty$D_IN, cache_rsFromCQ_empty$EN;
// register cache_rsFromCQ_enqP
reg cache_rsFromCQ_enqP;
wire cache_rsFromCQ_enqP$D_IN, cache_rsFromCQ_enqP$EN;
// register cache_rsFromCQ_enqReq_rl
reg [580 : 0] cache_rsFromCQ_enqReq_rl;
wire [580 : 0] cache_rsFromCQ_enqReq_rl$D_IN;
wire cache_rsFromCQ_enqReq_rl$EN;
// register cache_rsFromCQ_full
reg cache_rsFromCQ_full;
wire cache_rsFromCQ_full$D_IN, cache_rsFromCQ_full$EN;
// register cache_rsFromMQ_clearReq_rl
reg cache_rsFromMQ_clearReq_rl;
wire cache_rsFromMQ_clearReq_rl$D_IN, cache_rsFromMQ_clearReq_rl$EN;
// register cache_rsFromMQ_data_0
reg [516 : 0] cache_rsFromMQ_data_0;
wire [516 : 0] cache_rsFromMQ_data_0$D_IN;
wire cache_rsFromMQ_data_0$EN;
// register cache_rsFromMQ_data_1
reg [516 : 0] cache_rsFromMQ_data_1;
wire [516 : 0] cache_rsFromMQ_data_1$D_IN;
wire cache_rsFromMQ_data_1$EN;
// register cache_rsFromMQ_deqP
reg cache_rsFromMQ_deqP;
wire cache_rsFromMQ_deqP$D_IN, cache_rsFromMQ_deqP$EN;
// register cache_rsFromMQ_deqReq_rl
reg cache_rsFromMQ_deqReq_rl;
wire cache_rsFromMQ_deqReq_rl$D_IN, cache_rsFromMQ_deqReq_rl$EN;
// register cache_rsFromMQ_empty
reg cache_rsFromMQ_empty;
wire cache_rsFromMQ_empty$D_IN, cache_rsFromMQ_empty$EN;
// register cache_rsFromMQ_enqP
reg cache_rsFromMQ_enqP;
wire cache_rsFromMQ_enqP$D_IN, cache_rsFromMQ_enqP$EN;
// register cache_rsFromMQ_enqReq_rl
reg [517 : 0] cache_rsFromMQ_enqReq_rl;
wire [517 : 0] cache_rsFromMQ_enqReq_rl$D_IN;
wire cache_rsFromMQ_enqReq_rl$EN;
// register cache_rsFromMQ_full
reg cache_rsFromMQ_full;
wire cache_rsFromMQ_full$D_IN, cache_rsFromMQ_full$EN;
// register cache_rsLdToDmaQ_clearReq_rl
reg cache_rsLdToDmaQ_clearReq_rl;
wire cache_rsLdToDmaQ_clearReq_rl$D_IN, cache_rsLdToDmaQ_clearReq_rl$EN;
// register cache_rsLdToDmaQ_data_0
reg [516 : 0] cache_rsLdToDmaQ_data_0;
wire [516 : 0] cache_rsLdToDmaQ_data_0$D_IN;
wire cache_rsLdToDmaQ_data_0$EN;
// register cache_rsLdToDmaQ_data_1
reg [516 : 0] cache_rsLdToDmaQ_data_1;
wire [516 : 0] cache_rsLdToDmaQ_data_1$D_IN;
wire cache_rsLdToDmaQ_data_1$EN;
// register cache_rsLdToDmaQ_deqP
reg cache_rsLdToDmaQ_deqP;
wire cache_rsLdToDmaQ_deqP$D_IN, cache_rsLdToDmaQ_deqP$EN;
// register cache_rsLdToDmaQ_deqReq_rl
reg cache_rsLdToDmaQ_deqReq_rl;
wire cache_rsLdToDmaQ_deqReq_rl$D_IN, cache_rsLdToDmaQ_deqReq_rl$EN;
// register cache_rsLdToDmaQ_empty
reg cache_rsLdToDmaQ_empty;
wire cache_rsLdToDmaQ_empty$D_IN, cache_rsLdToDmaQ_empty$EN;
// register cache_rsLdToDmaQ_enqP
reg cache_rsLdToDmaQ_enqP;
wire cache_rsLdToDmaQ_enqP$D_IN, cache_rsLdToDmaQ_enqP$EN;
// register cache_rsLdToDmaQ_enqReq_rl
reg [517 : 0] cache_rsLdToDmaQ_enqReq_rl;
wire [517 : 0] cache_rsLdToDmaQ_enqReq_rl$D_IN;
wire cache_rsLdToDmaQ_enqReq_rl$EN;
// register cache_rsLdToDmaQ_full
reg cache_rsLdToDmaQ_full;
wire cache_rsLdToDmaQ_full$D_IN, cache_rsLdToDmaQ_full$EN;
// register cache_rsStToDmaQ_clearReq_rl
reg cache_rsStToDmaQ_clearReq_rl;
wire cache_rsStToDmaQ_clearReq_rl$D_IN, cache_rsStToDmaQ_clearReq_rl$EN;
// register cache_rsStToDmaQ_data_0
reg [4 : 0] cache_rsStToDmaQ_data_0;
wire [4 : 0] cache_rsStToDmaQ_data_0$D_IN;
wire cache_rsStToDmaQ_data_0$EN;
// register cache_rsStToDmaQ_data_1
reg [4 : 0] cache_rsStToDmaQ_data_1;
wire [4 : 0] cache_rsStToDmaQ_data_1$D_IN;
wire cache_rsStToDmaQ_data_1$EN;
// register cache_rsStToDmaQ_deqP
reg cache_rsStToDmaQ_deqP;
wire cache_rsStToDmaQ_deqP$D_IN, cache_rsStToDmaQ_deqP$EN;
// register cache_rsStToDmaQ_deqReq_rl
reg cache_rsStToDmaQ_deqReq_rl;
wire cache_rsStToDmaQ_deqReq_rl$D_IN, cache_rsStToDmaQ_deqReq_rl$EN;
// register cache_rsStToDmaQ_empty
reg cache_rsStToDmaQ_empty;
wire cache_rsStToDmaQ_empty$D_IN, cache_rsStToDmaQ_empty$EN;
// register cache_rsStToDmaQ_enqP
reg cache_rsStToDmaQ_enqP;
wire cache_rsStToDmaQ_enqP$D_IN, cache_rsStToDmaQ_enqP$EN;
// register cache_rsStToDmaQ_enqReq_rl
reg [5 : 0] cache_rsStToDmaQ_enqReq_rl;
wire [5 : 0] cache_rsStToDmaQ_enqReq_rl$D_IN;
wire cache_rsStToDmaQ_enqReq_rl$EN;
// register cache_rsStToDmaQ_full
reg cache_rsStToDmaQ_full;
wire cache_rsStToDmaQ_full$D_IN, cache_rsStToDmaQ_full$EN;
// register cache_rsToCIndexQ_clearReq_rl
reg cache_rsToCIndexQ_clearReq_rl;
wire cache_rsToCIndexQ_clearReq_rl$D_IN, cache_rsToCIndexQ_clearReq_rl$EN;
// register cache_rsToCIndexQ_data_0
reg [5 : 0] cache_rsToCIndexQ_data_0;
wire [5 : 0] cache_rsToCIndexQ_data_0$D_IN;
wire cache_rsToCIndexQ_data_0$EN;
// register cache_rsToCIndexQ_data_1
reg [5 : 0] cache_rsToCIndexQ_data_1;
wire [5 : 0] cache_rsToCIndexQ_data_1$D_IN;
wire cache_rsToCIndexQ_data_1$EN;
// register cache_rsToCIndexQ_data_10
reg [5 : 0] cache_rsToCIndexQ_data_10;
wire [5 : 0] cache_rsToCIndexQ_data_10$D_IN;
wire cache_rsToCIndexQ_data_10$EN;
// register cache_rsToCIndexQ_data_11
reg [5 : 0] cache_rsToCIndexQ_data_11;
wire [5 : 0] cache_rsToCIndexQ_data_11$D_IN;
wire cache_rsToCIndexQ_data_11$EN;
// register cache_rsToCIndexQ_data_12
reg [5 : 0] cache_rsToCIndexQ_data_12;
wire [5 : 0] cache_rsToCIndexQ_data_12$D_IN;
wire cache_rsToCIndexQ_data_12$EN;
// register cache_rsToCIndexQ_data_13
reg [5 : 0] cache_rsToCIndexQ_data_13;
wire [5 : 0] cache_rsToCIndexQ_data_13$D_IN;
wire cache_rsToCIndexQ_data_13$EN;
// register cache_rsToCIndexQ_data_14
reg [5 : 0] cache_rsToCIndexQ_data_14;
wire [5 : 0] cache_rsToCIndexQ_data_14$D_IN;
wire cache_rsToCIndexQ_data_14$EN;
// register cache_rsToCIndexQ_data_15
reg [5 : 0] cache_rsToCIndexQ_data_15;
wire [5 : 0] cache_rsToCIndexQ_data_15$D_IN;
wire cache_rsToCIndexQ_data_15$EN;
// register cache_rsToCIndexQ_data_2
reg [5 : 0] cache_rsToCIndexQ_data_2;
wire [5 : 0] cache_rsToCIndexQ_data_2$D_IN;
wire cache_rsToCIndexQ_data_2$EN;
// register cache_rsToCIndexQ_data_3
reg [5 : 0] cache_rsToCIndexQ_data_3;
wire [5 : 0] cache_rsToCIndexQ_data_3$D_IN;
wire cache_rsToCIndexQ_data_3$EN;
// register cache_rsToCIndexQ_data_4
reg [5 : 0] cache_rsToCIndexQ_data_4;
wire [5 : 0] cache_rsToCIndexQ_data_4$D_IN;
wire cache_rsToCIndexQ_data_4$EN;
// register cache_rsToCIndexQ_data_5
reg [5 : 0] cache_rsToCIndexQ_data_5;
wire [5 : 0] cache_rsToCIndexQ_data_5$D_IN;
wire cache_rsToCIndexQ_data_5$EN;
// register cache_rsToCIndexQ_data_6
reg [5 : 0] cache_rsToCIndexQ_data_6;
wire [5 : 0] cache_rsToCIndexQ_data_6$D_IN;
wire cache_rsToCIndexQ_data_6$EN;
// register cache_rsToCIndexQ_data_7
reg [5 : 0] cache_rsToCIndexQ_data_7;
wire [5 : 0] cache_rsToCIndexQ_data_7$D_IN;
wire cache_rsToCIndexQ_data_7$EN;
// register cache_rsToCIndexQ_data_8
reg [5 : 0] cache_rsToCIndexQ_data_8;
wire [5 : 0] cache_rsToCIndexQ_data_8$D_IN;
wire cache_rsToCIndexQ_data_8$EN;
// register cache_rsToCIndexQ_data_9
reg [5 : 0] cache_rsToCIndexQ_data_9;
wire [5 : 0] cache_rsToCIndexQ_data_9$D_IN;
wire cache_rsToCIndexQ_data_9$EN;
// register cache_rsToCIndexQ_deqP
reg [3 : 0] cache_rsToCIndexQ_deqP;
wire [3 : 0] cache_rsToCIndexQ_deqP$D_IN;
wire cache_rsToCIndexQ_deqP$EN;
// register cache_rsToCIndexQ_deqReq_rl
reg cache_rsToCIndexQ_deqReq_rl;
wire cache_rsToCIndexQ_deqReq_rl$D_IN, cache_rsToCIndexQ_deqReq_rl$EN;
// register cache_rsToCIndexQ_empty
reg cache_rsToCIndexQ_empty;
wire cache_rsToCIndexQ_empty$D_IN, cache_rsToCIndexQ_empty$EN;
// register cache_rsToCIndexQ_enqP
reg [3 : 0] cache_rsToCIndexQ_enqP;
wire [3 : 0] cache_rsToCIndexQ_enqP$D_IN;
wire cache_rsToCIndexQ_enqP$EN;
// register cache_rsToCIndexQ_enqReq_rl
reg [6 : 0] cache_rsToCIndexQ_enqReq_rl;
wire [6 : 0] cache_rsToCIndexQ_enqReq_rl$D_IN;
wire cache_rsToCIndexQ_enqReq_rl$EN;
// register cache_rsToCIndexQ_full
reg cache_rsToCIndexQ_full;
wire cache_rsToCIndexQ_full$D_IN, cache_rsToCIndexQ_full$EN;
// register cache_toCQ_clearReq_rl
reg cache_toCQ_clearReq_rl;
wire cache_toCQ_clearReq_rl$D_IN, cache_toCQ_clearReq_rl$EN;
// register cache_toCQ_data_0
reg [583 : 0] cache_toCQ_data_0;
wire [583 : 0] cache_toCQ_data_0$D_IN;
wire cache_toCQ_data_0$EN;
// register cache_toCQ_data_1
reg [583 : 0] cache_toCQ_data_1;
wire [583 : 0] cache_toCQ_data_1$D_IN;
wire cache_toCQ_data_1$EN;
// register cache_toCQ_deqP
reg cache_toCQ_deqP;
wire cache_toCQ_deqP$D_IN, cache_toCQ_deqP$EN;
// register cache_toCQ_deqReq_rl
reg cache_toCQ_deqReq_rl;
wire cache_toCQ_deqReq_rl$D_IN, cache_toCQ_deqReq_rl$EN;
// register cache_toCQ_empty
reg cache_toCQ_empty;
wire cache_toCQ_empty$D_IN, cache_toCQ_empty$EN;
// register cache_toCQ_enqP
reg cache_toCQ_enqP;
wire cache_toCQ_enqP$D_IN, cache_toCQ_enqP$EN;
// register cache_toCQ_enqReq_rl
reg [584 : 0] cache_toCQ_enqReq_rl;
wire [584 : 0] cache_toCQ_enqReq_rl$D_IN;
wire cache_toCQ_enqReq_rl$EN;
// register cache_toCQ_full
reg cache_toCQ_full;
wire cache_toCQ_full$D_IN, cache_toCQ_full$EN;
// register cache_toMQ_clearReq_rl
reg cache_toMQ_clearReq_rl;
wire cache_toMQ_clearReq_rl$D_IN, cache_toMQ_clearReq_rl$EN;
// register cache_toMQ_data_0
reg [640 : 0] cache_toMQ_data_0;
wire [640 : 0] cache_toMQ_data_0$D_IN;
wire cache_toMQ_data_0$EN;
// register cache_toMQ_data_1
reg [640 : 0] cache_toMQ_data_1;
wire [640 : 0] cache_toMQ_data_1$D_IN;
wire cache_toMQ_data_1$EN;
// register cache_toMQ_deqP
reg cache_toMQ_deqP;
wire cache_toMQ_deqP$D_IN, cache_toMQ_deqP$EN;
// register cache_toMQ_deqReq_rl
reg cache_toMQ_deqReq_rl;
wire cache_toMQ_deqReq_rl$D_IN, cache_toMQ_deqReq_rl$EN;
// register cache_toMQ_empty
reg cache_toMQ_empty;
wire cache_toMQ_empty$D_IN, cache_toMQ_empty$EN;
// register cache_toMQ_enqP
reg cache_toMQ_enqP;
wire cache_toMQ_enqP$D_IN, cache_toMQ_enqP$EN;
// register cache_toMQ_enqReq_rl
reg [641 : 0] cache_toMQ_enqReq_rl;
wire [641 : 0] cache_toMQ_enqReq_rl$D_IN;
wire cache_toMQ_enqReq_rl$EN;
// register cache_toMQ_full
reg cache_toMQ_full;
wire cache_toMQ_full$D_IN, cache_toMQ_full$EN;
// register cache_whichCRq
reg [3 : 0] cache_whichCRq;
wire [3 : 0] cache_whichCRq$D_IN;
wire cache_whichCRq$EN;
// register perfReqQ_clearReq_rl
reg perfReqQ_clearReq_rl;
wire perfReqQ_clearReq_rl$D_IN, perfReqQ_clearReq_rl$EN;
// register perfReqQ_data_0
reg [3 : 0] perfReqQ_data_0;
wire [3 : 0] perfReqQ_data_0$D_IN;
wire perfReqQ_data_0$EN;
// register perfReqQ_deqReq_rl
reg perfReqQ_deqReq_rl;
wire perfReqQ_deqReq_rl$D_IN, perfReqQ_deqReq_rl$EN;
// register perfReqQ_empty
reg perfReqQ_empty;
wire perfReqQ_empty$D_IN, perfReqQ_empty$EN;
// register perfReqQ_enqReq_rl
reg [4 : 0] perfReqQ_enqReq_rl;
wire [4 : 0] perfReqQ_enqReq_rl$D_IN;
wire perfReqQ_enqReq_rl$EN;
// register perfReqQ_full
reg perfReqQ_full;
wire perfReqQ_full$D_IN, perfReqQ_full$EN;
// ports of submodule cache_cRqMshr
reg [512 : 0] cache_cRqMshr$pipelineResp_setData_d;
reg [60 : 0] cache_cRqMshr$pipelineResp_setStateSlot_slot;
reg [3 : 0] cache_cRqMshr$sendRsToDmaC_getRq_n,
cache_cRqMshr$sendRsToDmaC_releaseEntry_n;
reg [2 : 0] cache_cRqMshr$pipelineResp_setStateSlot_state;
wire [512 : 0] cache_cRqMshr$mRsDeq_setData_d,
cache_cRqMshr$pipelineResp_getData,
cache_cRqMshr$sendRsToDmaC_getData,
cache_cRqMshr$sendToM_getData,
cache_cRqMshr$transfer_getEmptyEntryInit_d;
wire [151 : 0] cache_cRqMshr$stuck_get;
wire [139 : 0] cache_cRqMshr$pipelineResp_getRq,
cache_cRqMshr$sendRqToC_getRq,
cache_cRqMshr$sendRsToDmaC_getRq,
cache_cRqMshr$sendToM_getRq,
cache_cRqMshr$transfer_getEmptyEntryInit_r,
cache_cRqMshr$transfer_getRq,
cache_cRqMshr$transfer_hasEmptyEntry_r;
wire [63 : 0] cache_cRqMshr$pipelineResp_searchEndOfChain_addr;
wire [60 : 0] cache_cRqMshr$pipelineResp_getSlot,
cache_cRqMshr$sendRqToC_getSlot,
cache_cRqMshr$sendRqToC_setSlot_s,
cache_cRqMshr$sendToM_getSlot,
cache_cRqMshr$transfer_getSlot;
wire [4 : 0] cache_cRqMshr$pipelineResp_getAddrSucc,
cache_cRqMshr$pipelineResp_getRepSucc,
cache_cRqMshr$pipelineResp_searchEndOfChain,
cache_cRqMshr$pipelineResp_setAddrSucc_succ,
cache_cRqMshr$pipelineResp_setRepSucc_succ,
cache_cRqMshr$sendRqToC_searchNeedRqChild,
cache_cRqMshr$sendRqToC_searchNeedRqChild_suggestIdx;
wire [3 : 0] cache_cRqMshr$mRsDeq_setData_n,
cache_cRqMshr$pipelineResp_getAddrSucc_n,
cache_cRqMshr$pipelineResp_getData_n,
cache_cRqMshr$pipelineResp_getRepSucc_n,
cache_cRqMshr$pipelineResp_getRq_n,
cache_cRqMshr$pipelineResp_getSlot_n,
cache_cRqMshr$pipelineResp_getState_n,
cache_cRqMshr$pipelineResp_setAddrSucc_n,
cache_cRqMshr$pipelineResp_setData_n,
cache_cRqMshr$pipelineResp_setRepSucc_n,
cache_cRqMshr$pipelineResp_setStateSlot_n,
cache_cRqMshr$sendRqToC_getRq_n,
cache_cRqMshr$sendRqToC_getSlot_n,
cache_cRqMshr$sendRqToC_getState_n,
cache_cRqMshr$sendRqToC_setSlot_n,
cache_cRqMshr$sendRsToDmaC_getData_n,
cache_cRqMshr$sendToM_getData_n,
cache_cRqMshr$sendToM_getRq_n,
cache_cRqMshr$sendToM_getSlot_n,
cache_cRqMshr$transfer_getEmptyEntryInit,
cache_cRqMshr$transfer_getRq_n,
cache_cRqMshr$transfer_getSlot_n;
wire [2 : 0] cache_cRqMshr$pipelineResp_getState,
cache_cRqMshr$sendRqToC_getState;
wire cache_cRqMshr$EN_mRsDeq_setData,
cache_cRqMshr$EN_pipelineResp_setAddrSucc,
cache_cRqMshr$EN_pipelineResp_setData,
cache_cRqMshr$EN_pipelineResp_setRepSucc,
cache_cRqMshr$EN_pipelineResp_setStateSlot,
cache_cRqMshr$EN_sendRqToC_setSlot,
cache_cRqMshr$EN_sendRsToDmaC_releaseEntry,
cache_cRqMshr$EN_stuck_get,
cache_cRqMshr$EN_transfer_getEmptyEntryInit,
cache_cRqMshr$RDY_sendRsToDmaC_releaseEntry,
cache_cRqMshr$RDY_stuck_get,
cache_cRqMshr$RDY_transfer_getEmptyEntryInit;
// ports of submodule cache_cRqRetryIndexQ_clearReq_dummy2_0
wire cache_cRqRetryIndexQ_clearReq_dummy2_0$D_IN,
cache_cRqRetryIndexQ_clearReq_dummy2_0$EN;
// ports of submodule cache_cRqRetryIndexQ_clearReq_dummy2_1
wire cache_cRqRetryIndexQ_clearReq_dummy2_1$D_IN,
cache_cRqRetryIndexQ_clearReq_dummy2_1$EN,
cache_cRqRetryIndexQ_clearReq_dummy2_1$Q_OUT;
// ports of submodule cache_cRqRetryIndexQ_deqReq_dummy2_0
wire cache_cRqRetryIndexQ_deqReq_dummy2_0$D_IN,
cache_cRqRetryIndexQ_deqReq_dummy2_0$EN;
// ports of submodule cache_cRqRetryIndexQ_deqReq_dummy2_1
wire cache_cRqRetryIndexQ_deqReq_dummy2_1$D_IN,
cache_cRqRetryIndexQ_deqReq_dummy2_1$EN;
// ports of submodule cache_cRqRetryIndexQ_deqReq_dummy2_2
wire cache_cRqRetryIndexQ_deqReq_dummy2_2$D_IN,
cache_cRqRetryIndexQ_deqReq_dummy2_2$EN,
cache_cRqRetryIndexQ_deqReq_dummy2_2$Q_OUT;
// ports of submodule cache_cRqRetryIndexQ_enqReq_dummy2_0
wire cache_cRqRetryIndexQ_enqReq_dummy2_0$D_IN,
cache_cRqRetryIndexQ_enqReq_dummy2_0$EN;
// ports of submodule cache_cRqRetryIndexQ_enqReq_dummy2_1
wire cache_cRqRetryIndexQ_enqReq_dummy2_1$D_IN,
cache_cRqRetryIndexQ_enqReq_dummy2_1$EN;
// ports of submodule cache_cRqRetryIndexQ_enqReq_dummy2_2
wire cache_cRqRetryIndexQ_enqReq_dummy2_2$D_IN,
cache_cRqRetryIndexQ_enqReq_dummy2_2$EN,
cache_cRqRetryIndexQ_enqReq_dummy2_2$Q_OUT;
// ports of submodule cache_pipeline
reg [583 : 0] cache_pipeline$send_r;
reg [571 : 0] cache_pipeline$deqWrite_wrRam;
reg [4 : 0] cache_pipeline$deqWrite_swapRq;
reg cache_pipeline$deqWrite_updateRep;
wire [582 : 0] cache_pipeline$first, cache_pipeline$unguard_first;
wire cache_pipeline$EN_deqWrite,
cache_pipeline$EN_send,
cache_pipeline$RDY_deqWrite,
cache_pipeline$RDY_first,
cache_pipeline$RDY_send,
cache_pipeline$RDY_unguard_first,
cache_pipeline$notEmpty;
// ports of submodule cache_rqFromCQ_clearReq_dummy2_0
wire cache_rqFromCQ_clearReq_dummy2_0$D_IN,
cache_rqFromCQ_clearReq_dummy2_0$EN;
// ports of submodule cache_rqFromCQ_clearReq_dummy2_1
wire cache_rqFromCQ_clearReq_dummy2_1$D_IN,
cache_rqFromCQ_clearReq_dummy2_1$EN,
cache_rqFromCQ_clearReq_dummy2_1$Q_OUT;
// ports of submodule cache_rqFromCQ_deqReq_dummy2_0
wire cache_rqFromCQ_deqReq_dummy2_0$D_IN, cache_rqFromCQ_deqReq_dummy2_0$EN;
// ports of submodule cache_rqFromCQ_deqReq_dummy2_1
wire cache_rqFromCQ_deqReq_dummy2_1$D_IN, cache_rqFromCQ_deqReq_dummy2_1$EN;
// ports of submodule cache_rqFromCQ_deqReq_dummy2_2
wire cache_rqFromCQ_deqReq_dummy2_2$D_IN,
cache_rqFromCQ_deqReq_dummy2_2$EN,
cache_rqFromCQ_deqReq_dummy2_2$Q_OUT;
// ports of submodule cache_rqFromCQ_enqReq_dummy2_0
wire cache_rqFromCQ_enqReq_dummy2_0$D_IN, cache_rqFromCQ_enqReq_dummy2_0$EN;
// ports of submodule cache_rqFromCQ_enqReq_dummy2_1
wire cache_rqFromCQ_enqReq_dummy2_1$D_IN, cache_rqFromCQ_enqReq_dummy2_1$EN;
// ports of submodule cache_rqFromCQ_enqReq_dummy2_2
wire cache_rqFromCQ_enqReq_dummy2_2$D_IN,
cache_rqFromCQ_enqReq_dummy2_2$EN,
cache_rqFromCQ_enqReq_dummy2_2$Q_OUT;
// ports of submodule cache_rqFromDmaQ_clearReq_dummy2_0
wire cache_rqFromDmaQ_clearReq_dummy2_0$D_IN,
cache_rqFromDmaQ_clearReq_dummy2_0$EN;
// ports of submodule cache_rqFromDmaQ_clearReq_dummy2_1
wire cache_rqFromDmaQ_clearReq_dummy2_1$D_IN,
cache_rqFromDmaQ_clearReq_dummy2_1$EN,
cache_rqFromDmaQ_clearReq_dummy2_1$Q_OUT;
// ports of submodule cache_rqFromDmaQ_deqReq_dummy2_0
wire cache_rqFromDmaQ_deqReq_dummy2_0$D_IN,
cache_rqFromDmaQ_deqReq_dummy2_0$EN;
// ports of submodule cache_rqFromDmaQ_deqReq_dummy2_1
wire cache_rqFromDmaQ_deqReq_dummy2_1$D_IN,
cache_rqFromDmaQ_deqReq_dummy2_1$EN;
// ports of submodule cache_rqFromDmaQ_deqReq_dummy2_2
wire cache_rqFromDmaQ_deqReq_dummy2_2$D_IN,
cache_rqFromDmaQ_deqReq_dummy2_2$EN,
cache_rqFromDmaQ_deqReq_dummy2_2$Q_OUT;
// ports of submodule cache_rqFromDmaQ_enqReq_dummy2_0
wire cache_rqFromDmaQ_enqReq_dummy2_0$D_IN,
cache_rqFromDmaQ_enqReq_dummy2_0$EN;
// ports of submodule cache_rqFromDmaQ_enqReq_dummy2_1
wire cache_rqFromDmaQ_enqReq_dummy2_1$D_IN,
cache_rqFromDmaQ_enqReq_dummy2_1$EN;
// ports of submodule cache_rqFromDmaQ_enqReq_dummy2_2
wire cache_rqFromDmaQ_enqReq_dummy2_2$D_IN,
cache_rqFromDmaQ_enqReq_dummy2_2$EN,
cache_rqFromDmaQ_enqReq_dummy2_2$Q_OUT;
// ports of submodule cache_rsFromCQ_clearReq_dummy2_0
wire cache_rsFromCQ_clearReq_dummy2_0$D_IN,
cache_rsFromCQ_clearReq_dummy2_0$EN;
// ports of submodule cache_rsFromCQ_clearReq_dummy2_1
wire cache_rsFromCQ_clearReq_dummy2_1$D_IN,
cache_rsFromCQ_clearReq_dummy2_1$EN,
cache_rsFromCQ_clearReq_dummy2_1$Q_OUT;
// ports of submodule cache_rsFromCQ_deqReq_dummy2_0
wire cache_rsFromCQ_deqReq_dummy2_0$D_IN, cache_rsFromCQ_deqReq_dummy2_0$EN;
// ports of submodule cache_rsFromCQ_deqReq_dummy2_1
wire cache_rsFromCQ_deqReq_dummy2_1$D_IN, cache_rsFromCQ_deqReq_dummy2_1$EN;
// ports of submodule cache_rsFromCQ_deqReq_dummy2_2
wire cache_rsFromCQ_deqReq_dummy2_2$D_IN,
cache_rsFromCQ_deqReq_dummy2_2$EN,
cache_rsFromCQ_deqReq_dummy2_2$Q_OUT;
// ports of submodule cache_rsFromCQ_enqReq_dummy2_0
wire cache_rsFromCQ_enqReq_dummy2_0$D_IN, cache_rsFromCQ_enqReq_dummy2_0$EN;
// ports of submodule cache_rsFromCQ_enqReq_dummy2_1
wire cache_rsFromCQ_enqReq_dummy2_1$D_IN, cache_rsFromCQ_enqReq_dummy2_1$EN;
// ports of submodule cache_rsFromCQ_enqReq_dummy2_2
wire cache_rsFromCQ_enqReq_dummy2_2$D_IN,
cache_rsFromCQ_enqReq_dummy2_2$EN,
cache_rsFromCQ_enqReq_dummy2_2$Q_OUT;
// ports of submodule cache_rsFromMQ_clearReq_dummy2_0
wire cache_rsFromMQ_clearReq_dummy2_0$D_IN,
cache_rsFromMQ_clearReq_dummy2_0$EN;
// ports of submodule cache_rsFromMQ_clearReq_dummy2_1
wire cache_rsFromMQ_clearReq_dummy2_1$D_IN,
cache_rsFromMQ_clearReq_dummy2_1$EN,
cache_rsFromMQ_clearReq_dummy2_1$Q_OUT;
// ports of submodule cache_rsFromMQ_deqReq_dummy2_0
wire cache_rsFromMQ_deqReq_dummy2_0$D_IN, cache_rsFromMQ_deqReq_dummy2_0$EN;
// ports of submodule cache_rsFromMQ_deqReq_dummy2_1
wire cache_rsFromMQ_deqReq_dummy2_1$D_IN, cache_rsFromMQ_deqReq_dummy2_1$EN;
// ports of submodule cache_rsFromMQ_deqReq_dummy2_2
wire cache_rsFromMQ_deqReq_dummy2_2$D_IN,
cache_rsFromMQ_deqReq_dummy2_2$EN,
cache_rsFromMQ_deqReq_dummy2_2$Q_OUT;
// ports of submodule cache_rsFromMQ_enqReq_dummy2_0
wire cache_rsFromMQ_enqReq_dummy2_0$D_IN, cache_rsFromMQ_enqReq_dummy2_0$EN;
// ports of submodule cache_rsFromMQ_enqReq_dummy2_1
wire cache_rsFromMQ_enqReq_dummy2_1$D_IN, cache_rsFromMQ_enqReq_dummy2_1$EN;
// ports of submodule cache_rsFromMQ_enqReq_dummy2_2
wire cache_rsFromMQ_enqReq_dummy2_2$D_IN,
cache_rsFromMQ_enqReq_dummy2_2$EN,
cache_rsFromMQ_enqReq_dummy2_2$Q_OUT;
// ports of submodule cache_rsLdToDmaIndexQ
wire [3 : 0] cache_rsLdToDmaIndexQ$D_IN, cache_rsLdToDmaIndexQ$D_OUT;
wire cache_rsLdToDmaIndexQ$CLR,
cache_rsLdToDmaIndexQ$DEQ,
cache_rsLdToDmaIndexQ$EMPTY_N,
cache_rsLdToDmaIndexQ$ENQ,
cache_rsLdToDmaIndexQ$FULL_N;
// ports of submodule cache_rsLdToDmaIndexQ_mRsDeq
wire [3 : 0] cache_rsLdToDmaIndexQ_mRsDeq$D_IN,
cache_rsLdToDmaIndexQ_mRsDeq$D_OUT;
wire cache_rsLdToDmaIndexQ_mRsDeq$CLR,
cache_rsLdToDmaIndexQ_mRsDeq$DEQ,
cache_rsLdToDmaIndexQ_mRsDeq$EMPTY_N,
cache_rsLdToDmaIndexQ_mRsDeq$ENQ,
cache_rsLdToDmaIndexQ_mRsDeq$FULL_N;
// ports of submodule cache_rsLdToDmaIndexQ_pipelineResp
wire [3 : 0] cache_rsLdToDmaIndexQ_pipelineResp$D_IN,
cache_rsLdToDmaIndexQ_pipelineResp$D_OUT;
wire cache_rsLdToDmaIndexQ_pipelineResp$CLR,
cache_rsLdToDmaIndexQ_pipelineResp$DEQ,
cache_rsLdToDmaIndexQ_pipelineResp$EMPTY_N,
cache_rsLdToDmaIndexQ_pipelineResp$ENQ,
cache_rsLdToDmaIndexQ_pipelineResp$FULL_N;
// ports of submodule cache_rsLdToDmaQ_clearReq_dummy2_0
wire cache_rsLdToDmaQ_clearReq_dummy2_0$D_IN,
cache_rsLdToDmaQ_clearReq_dummy2_0$EN;
// ports of submodule cache_rsLdToDmaQ_clearReq_dummy2_1
wire cache_rsLdToDmaQ_clearReq_dummy2_1$D_IN,
cache_rsLdToDmaQ_clearReq_dummy2_1$EN,
cache_rsLdToDmaQ_clearReq_dummy2_1$Q_OUT;
// ports of submodule cache_rsLdToDmaQ_deqReq_dummy2_0
wire cache_rsLdToDmaQ_deqReq_dummy2_0$D_IN,
cache_rsLdToDmaQ_deqReq_dummy2_0$EN;
// ports of submodule cache_rsLdToDmaQ_deqReq_dummy2_1
wire cache_rsLdToDmaQ_deqReq_dummy2_1$D_IN,
cache_rsLdToDmaQ_deqReq_dummy2_1$EN;
// ports of submodule cache_rsLdToDmaQ_deqReq_dummy2_2
wire cache_rsLdToDmaQ_deqReq_dummy2_2$D_IN,
cache_rsLdToDmaQ_deqReq_dummy2_2$EN,
cache_rsLdToDmaQ_deqReq_dummy2_2$Q_OUT;
// ports of submodule cache_rsLdToDmaQ_enqReq_dummy2_0
wire cache_rsLdToDmaQ_enqReq_dummy2_0$D_IN,
cache_rsLdToDmaQ_enqReq_dummy2_0$EN;
// ports of submodule cache_rsLdToDmaQ_enqReq_dummy2_1
wire cache_rsLdToDmaQ_enqReq_dummy2_1$D_IN,
cache_rsLdToDmaQ_enqReq_dummy2_1$EN;
// ports of submodule cache_rsLdToDmaQ_enqReq_dummy2_2
wire cache_rsLdToDmaQ_enqReq_dummy2_2$D_IN,
cache_rsLdToDmaQ_enqReq_dummy2_2$EN,
cache_rsLdToDmaQ_enqReq_dummy2_2$Q_OUT;
// ports of submodule cache_rsStToDmaIndexQ
wire [3 : 0] cache_rsStToDmaIndexQ$D_IN, cache_rsStToDmaIndexQ$D_OUT;
wire cache_rsStToDmaIndexQ$CLR,
cache_rsStToDmaIndexQ$DEQ,
cache_rsStToDmaIndexQ$EMPTY_N,
cache_rsStToDmaIndexQ$ENQ,
cache_rsStToDmaIndexQ$FULL_N;
// ports of submodule cache_rsStToDmaIndexQ_pipelineResp
wire [3 : 0] cache_rsStToDmaIndexQ_pipelineResp$D_IN,
cache_rsStToDmaIndexQ_pipelineResp$D_OUT;
wire cache_rsStToDmaIndexQ_pipelineResp$CLR,
cache_rsStToDmaIndexQ_pipelineResp$DEQ,
cache_rsStToDmaIndexQ_pipelineResp$EMPTY_N,
cache_rsStToDmaIndexQ_pipelineResp$ENQ,
cache_rsStToDmaIndexQ_pipelineResp$FULL_N;
// ports of submodule cache_rsStToDmaIndexQ_sendToM
wire [3 : 0] cache_rsStToDmaIndexQ_sendToM$D_IN,
cache_rsStToDmaIndexQ_sendToM$D_OUT;
wire cache_rsStToDmaIndexQ_sendToM$CLR,
cache_rsStToDmaIndexQ_sendToM$DEQ,
cache_rsStToDmaIndexQ_sendToM$EMPTY_N,
cache_rsStToDmaIndexQ_sendToM$ENQ,
cache_rsStToDmaIndexQ_sendToM$FULL_N;
// ports of submodule cache_rsStToDmaQ_clearReq_dummy2_0
wire cache_rsStToDmaQ_clearReq_dummy2_0$D_IN,
cache_rsStToDmaQ_clearReq_dummy2_0$EN;
// ports of submodule cache_rsStToDmaQ_clearReq_dummy2_1
wire cache_rsStToDmaQ_clearReq_dummy2_1$D_IN,
cache_rsStToDmaQ_clearReq_dummy2_1$EN,
cache_rsStToDmaQ_clearReq_dummy2_1$Q_OUT;
// ports of submodule cache_rsStToDmaQ_deqReq_dummy2_0
wire cache_rsStToDmaQ_deqReq_dummy2_0$D_IN,
cache_rsStToDmaQ_deqReq_dummy2_0$EN;
// ports of submodule cache_rsStToDmaQ_deqReq_dummy2_1
wire cache_rsStToDmaQ_deqReq_dummy2_1$D_IN,
cache_rsStToDmaQ_deqReq_dummy2_1$EN;
// ports of submodule cache_rsStToDmaQ_deqReq_dummy2_2
wire cache_rsStToDmaQ_deqReq_dummy2_2$D_IN,
cache_rsStToDmaQ_deqReq_dummy2_2$EN,
cache_rsStToDmaQ_deqReq_dummy2_2$Q_OUT;
// ports of submodule cache_rsStToDmaQ_enqReq_dummy2_0
wire cache_rsStToDmaQ_enqReq_dummy2_0$D_IN,
cache_rsStToDmaQ_enqReq_dummy2_0$EN;
// ports of submodule cache_rsStToDmaQ_enqReq_dummy2_1
wire cache_rsStToDmaQ_enqReq_dummy2_1$D_IN,
cache_rsStToDmaQ_enqReq_dummy2_1$EN;
// ports of submodule cache_rsStToDmaQ_enqReq_dummy2_2
wire cache_rsStToDmaQ_enqReq_dummy2_2$D_IN,
cache_rsStToDmaQ_enqReq_dummy2_2$EN,
cache_rsStToDmaQ_enqReq_dummy2_2$Q_OUT;
// ports of submodule cache_rsToCIndexQ_clearReq_dummy2_0
wire cache_rsToCIndexQ_clearReq_dummy2_0$D_IN,
cache_rsToCIndexQ_clearReq_dummy2_0$EN;
// ports of submodule cache_rsToCIndexQ_clearReq_dummy2_1
wire cache_rsToCIndexQ_clearReq_dummy2_1$D_IN,
cache_rsToCIndexQ_clearReq_dummy2_1$EN,
cache_rsToCIndexQ_clearReq_dummy2_1$Q_OUT;
// ports of submodule cache_rsToCIndexQ_deqReq_dummy2_0
wire cache_rsToCIndexQ_deqReq_dummy2_0$D_IN,
cache_rsToCIndexQ_deqReq_dummy2_0$EN;
// ports of submodule cache_rsToCIndexQ_deqReq_dummy2_1
wire cache_rsToCIndexQ_deqReq_dummy2_1$D_IN,
cache_rsToCIndexQ_deqReq_dummy2_1$EN;
// ports of submodule cache_rsToCIndexQ_deqReq_dummy2_2
wire cache_rsToCIndexQ_deqReq_dummy2_2$D_IN,
cache_rsToCIndexQ_deqReq_dummy2_2$EN,
cache_rsToCIndexQ_deqReq_dummy2_2$Q_OUT;
// ports of submodule cache_rsToCIndexQ_enqReq_dummy2_0
wire cache_rsToCIndexQ_enqReq_dummy2_0$D_IN,
cache_rsToCIndexQ_enqReq_dummy2_0$EN;
// ports of submodule cache_rsToCIndexQ_enqReq_dummy2_1
wire cache_rsToCIndexQ_enqReq_dummy2_1$D_IN,
cache_rsToCIndexQ_enqReq_dummy2_1$EN;
// ports of submodule cache_rsToCIndexQ_enqReq_dummy2_2
wire cache_rsToCIndexQ_enqReq_dummy2_2$D_IN,
cache_rsToCIndexQ_enqReq_dummy2_2$EN,
cache_rsToCIndexQ_enqReq_dummy2_2$Q_OUT;
// ports of submodule cache_toCQ_clearReq_dummy2_0
wire cache_toCQ_clearReq_dummy2_0$D_IN, cache_toCQ_clearReq_dummy2_0$EN;
// ports of submodule cache_toCQ_clearReq_dummy2_1
wire cache_toCQ_clearReq_dummy2_1$D_IN,
cache_toCQ_clearReq_dummy2_1$EN,
cache_toCQ_clearReq_dummy2_1$Q_OUT;
// ports of submodule cache_toCQ_deqReq_dummy2_0
wire cache_toCQ_deqReq_dummy2_0$D_IN, cache_toCQ_deqReq_dummy2_0$EN;
// ports of submodule cache_toCQ_deqReq_dummy2_1
wire cache_toCQ_deqReq_dummy2_1$D_IN, cache_toCQ_deqReq_dummy2_1$EN;
// ports of submodule cache_toCQ_deqReq_dummy2_2
wire cache_toCQ_deqReq_dummy2_2$D_IN,
cache_toCQ_deqReq_dummy2_2$EN,
cache_toCQ_deqReq_dummy2_2$Q_OUT;
// ports of submodule cache_toCQ_enqReq_dummy2_0
wire cache_toCQ_enqReq_dummy2_0$D_IN, cache_toCQ_enqReq_dummy2_0$EN;
// ports of submodule cache_toCQ_enqReq_dummy2_1
wire cache_toCQ_enqReq_dummy2_1$D_IN, cache_toCQ_enqReq_dummy2_1$EN;
// ports of submodule cache_toCQ_enqReq_dummy2_2
wire cache_toCQ_enqReq_dummy2_2$D_IN,
cache_toCQ_enqReq_dummy2_2$EN,
cache_toCQ_enqReq_dummy2_2$Q_OUT;
// ports of submodule cache_toMInfoQ
wire [5 : 0] cache_toMInfoQ$D_IN, cache_toMInfoQ$D_OUT;
wire cache_toMInfoQ$CLR,
cache_toMInfoQ$DEQ,
cache_toMInfoQ$EMPTY_N,
cache_toMInfoQ$ENQ,
cache_toMInfoQ$FULL_N;
// ports of submodule cache_toMQ_clearReq_dummy2_0
wire cache_toMQ_clearReq_dummy2_0$D_IN, cache_toMQ_clearReq_dummy2_0$EN;
// ports of submodule cache_toMQ_clearReq_dummy2_1
wire cache_toMQ_clearReq_dummy2_1$D_IN,
cache_toMQ_clearReq_dummy2_1$EN,
cache_toMQ_clearReq_dummy2_1$Q_OUT;
// ports of submodule cache_toMQ_deqReq_dummy2_0
wire cache_toMQ_deqReq_dummy2_0$D_IN, cache_toMQ_deqReq_dummy2_0$EN;
// ports of submodule cache_toMQ_deqReq_dummy2_1
wire cache_toMQ_deqReq_dummy2_1$D_IN, cache_toMQ_deqReq_dummy2_1$EN;
// ports of submodule cache_toMQ_deqReq_dummy2_2
wire cache_toMQ_deqReq_dummy2_2$D_IN,
cache_toMQ_deqReq_dummy2_2$EN,
cache_toMQ_deqReq_dummy2_2$Q_OUT;
// ports of submodule cache_toMQ_enqReq_dummy2_0
wire cache_toMQ_enqReq_dummy2_0$D_IN, cache_toMQ_enqReq_dummy2_0$EN;
// ports of submodule cache_toMQ_enqReq_dummy2_1
wire cache_toMQ_enqReq_dummy2_1$D_IN, cache_toMQ_enqReq_dummy2_1$EN;
// ports of submodule cache_toMQ_enqReq_dummy2_2
wire cache_toMQ_enqReq_dummy2_2$D_IN,
cache_toMQ_enqReq_dummy2_2$EN,
cache_toMQ_enqReq_dummy2_2$Q_OUT;
// ports of submodule perfReqQ_clearReq_dummy2_0
wire perfReqQ_clearReq_dummy2_0$D_IN, perfReqQ_clearReq_dummy2_0$EN;
// ports of submodule perfReqQ_clearReq_dummy2_1
wire perfReqQ_clearReq_dummy2_1$D_IN,
perfReqQ_clearReq_dummy2_1$EN,
perfReqQ_clearReq_dummy2_1$Q_OUT;
// ports of submodule perfReqQ_deqReq_dummy2_0
wire perfReqQ_deqReq_dummy2_0$D_IN, perfReqQ_deqReq_dummy2_0$EN;
// ports of submodule perfReqQ_deqReq_dummy2_1
wire perfReqQ_deqReq_dummy2_1$D_IN, perfReqQ_deqReq_dummy2_1$EN;
// ports of submodule perfReqQ_deqReq_dummy2_2
wire perfReqQ_deqReq_dummy2_2$D_IN,
perfReqQ_deqReq_dummy2_2$EN,
perfReqQ_deqReq_dummy2_2$Q_OUT;
// ports of submodule perfReqQ_enqReq_dummy2_0
wire perfReqQ_enqReq_dummy2_0$D_IN, perfReqQ_enqReq_dummy2_0$EN;
// ports of submodule perfReqQ_enqReq_dummy2_1
wire perfReqQ_enqReq_dummy2_1$D_IN, perfReqQ_enqReq_dummy2_1$EN;
// ports of submodule perfReqQ_enqReq_dummy2_2
wire perfReqQ_enqReq_dummy2_2$D_IN,
perfReqQ_enqReq_dummy2_2$EN,
perfReqQ_enqReq_dummy2_2$Q_OUT;
// rule scheduling signals
wire CAN_FIRE_RL_cache_cRqRetryIndexQ_canonicalize,
CAN_FIRE_RL_cache_cRqRetryIndexQ_clearReq_canon,
CAN_FIRE_RL_cache_cRqRetryIndexQ_deqReq_canon,
CAN_FIRE_RL_cache_cRqRetryIndexQ_enqReq_canon,
CAN_FIRE_RL_cache_cRqTransfer_new_child,
CAN_FIRE_RL_cache_cRqTransfer_new_dma,
CAN_FIRE_RL_cache_cRqTransfer_retry,
CAN_FIRE_RL_cache_cRsTransfer,
CAN_FIRE_RL_cache_mRsDeq_nonRefill,
CAN_FIRE_RL_cache_mRsTransfer,
CAN_FIRE_RL_cache_mergeRsLdToDmaIndexQ_mRsDeq,
CAN_FIRE_RL_cache_mergeRsLdToDmaIndexQ_pipelineResp,
CAN_FIRE_RL_cache_mergeRsStToDmaIndexQ_pipelineResp,
CAN_FIRE_RL_cache_mergeRsStToDmaIndexQ_sendToM,
CAN_FIRE_RL_cache_pipelineResp_cRq,
CAN_FIRE_RL_cache_pipelineResp_cRs,
CAN_FIRE_RL_cache_pipelineResp_mRs,
CAN_FIRE_RL_cache_rqFromCQ_canonicalize,
CAN_FIRE_RL_cache_rqFromCQ_clearReq_canon,
CAN_FIRE_RL_cache_rqFromCQ_deqReq_canon,
CAN_FIRE_RL_cache_rqFromCQ_enqReq_canon,
CAN_FIRE_RL_cache_rqFromDmaQ_canonicalize,
CAN_FIRE_RL_cache_rqFromDmaQ_clearReq_canon,
CAN_FIRE_RL_cache_rqFromDmaQ_deqReq_canon,
CAN_FIRE_RL_cache_rqFromDmaQ_enqReq_canon,
CAN_FIRE_RL_cache_rsFromCQ_canonicalize,
CAN_FIRE_RL_cache_rsFromCQ_clearReq_canon,
CAN_FIRE_RL_cache_rsFromCQ_deqReq_canon,
CAN_FIRE_RL_cache_rsFromCQ_enqReq_canon,
CAN_FIRE_RL_cache_rsFromMQ_canonicalize,
CAN_FIRE_RL_cache_rsFromMQ_clearReq_canon,
CAN_FIRE_RL_cache_rsFromMQ_deqReq_canon,
CAN_FIRE_RL_cache_rsFromMQ_enqReq_canon,
CAN_FIRE_RL_cache_rsLdToDmaQ_canonicalize,
CAN_FIRE_RL_cache_rsLdToDmaQ_clearReq_canon,
CAN_FIRE_RL_cache_rsLdToDmaQ_deqReq_canon,
CAN_FIRE_RL_cache_rsLdToDmaQ_enqReq_canon,
CAN_FIRE_RL_cache_rsStToDmaQ_canonicalize,
CAN_FIRE_RL_cache_rsStToDmaQ_clearReq_canon,
CAN_FIRE_RL_cache_rsStToDmaQ_deqReq_canon,
CAN_FIRE_RL_cache_rsStToDmaQ_enqReq_canon,
CAN_FIRE_RL_cache_rsToCIndexQ_canonicalize,
CAN_FIRE_RL_cache_rsToCIndexQ_clearReq_canon,
CAN_FIRE_RL_cache_rsToCIndexQ_deqReq_canon,
CAN_FIRE_RL_cache_rsToCIndexQ_enqReq_canon,
CAN_FIRE_RL_cache_sendRqToC,
CAN_FIRE_RL_cache_sendRsLdToDma,
CAN_FIRE_RL_cache_sendRsStToDma,
CAN_FIRE_RL_cache_sendRsToC,
CAN_FIRE_RL_cache_sendToM,
CAN_FIRE_RL_cache_toCQ_canonicalize,
CAN_FIRE_RL_cache_toCQ_clearReq_canon,
CAN_FIRE_RL_cache_toCQ_deqReq_canon,
CAN_FIRE_RL_cache_toCQ_enqReq_canon,
CAN_FIRE_RL_cache_toMQ_canonicalize,
CAN_FIRE_RL_cache_toMQ_clearReq_canon,
CAN_FIRE_RL_cache_toMQ_deqReq_canon,
CAN_FIRE_RL_cache_toMQ_enqReq_canon,
CAN_FIRE_RL_perfReqQ_canonicalize,
CAN_FIRE_RL_perfReqQ_clearReq_canon,
CAN_FIRE_RL_perfReqQ_deqReq_canon,
CAN_FIRE_RL_perfReqQ_enqReq_canon,
CAN_FIRE_cRqStuck_get,
CAN_FIRE_dma_memReq_enq,
CAN_FIRE_dma_respLd_deq,
CAN_FIRE_dma_respSt_deq,
CAN_FIRE_perf_req,
CAN_FIRE_perf_resp,
CAN_FIRE_perf_setStatus,
CAN_FIRE_to_child_rqFromC_enq,
CAN_FIRE_to_child_rsFromC_enq,
CAN_FIRE_to_child_toC_deq,
CAN_FIRE_to_mem_rsFromM_enq,
CAN_FIRE_to_mem_toM_deq,
WILL_FIRE_RL_cache_cRqRetryIndexQ_canonicalize,
WILL_FIRE_RL_cache_cRqRetryIndexQ_clearReq_canon,
WILL_FIRE_RL_cache_cRqRetryIndexQ_deqReq_canon,
WILL_FIRE_RL_cache_cRqRetryIndexQ_enqReq_canon,
WILL_FIRE_RL_cache_cRqTransfer_new_child,
WILL_FIRE_RL_cache_cRqTransfer_new_dma,
WILL_FIRE_RL_cache_cRqTransfer_retry,
WILL_FIRE_RL_cache_cRsTransfer,
WILL_FIRE_RL_cache_mRsDeq_nonRefill,
WILL_FIRE_RL_cache_mRsTransfer,
WILL_FIRE_RL_cache_mergeRsLdToDmaIndexQ_mRsDeq,
WILL_FIRE_RL_cache_mergeRsLdToDmaIndexQ_pipelineResp,
WILL_FIRE_RL_cache_mergeRsStToDmaIndexQ_pipelineResp,
WILL_FIRE_RL_cache_mergeRsStToDmaIndexQ_sendToM,
WILL_FIRE_RL_cache_pipelineResp_cRq,
WILL_FIRE_RL_cache_pipelineResp_cRs,
WILL_FIRE_RL_cache_pipelineResp_mRs,
WILL_FIRE_RL_cache_rqFromCQ_canonicalize,
WILL_FIRE_RL_cache_rqFromCQ_clearReq_canon,
WILL_FIRE_RL_cache_rqFromCQ_deqReq_canon,
WILL_FIRE_RL_cache_rqFromCQ_enqReq_canon,
WILL_FIRE_RL_cache_rqFromDmaQ_canonicalize,
WILL_FIRE_RL_cache_rqFromDmaQ_clearReq_canon,
WILL_FIRE_RL_cache_rqFromDmaQ_deqReq_canon,
WILL_FIRE_RL_cache_rqFromDmaQ_enqReq_canon,
WILL_FIRE_RL_cache_rsFromCQ_canonicalize,
WILL_FIRE_RL_cache_rsFromCQ_clearReq_canon,
WILL_FIRE_RL_cache_rsFromCQ_deqReq_canon,
WILL_FIRE_RL_cache_rsFromCQ_enqReq_canon,
WILL_FIRE_RL_cache_rsFromMQ_canonicalize,
WILL_FIRE_RL_cache_rsFromMQ_clearReq_canon,
WILL_FIRE_RL_cache_rsFromMQ_deqReq_canon,
WILL_FIRE_RL_cache_rsFromMQ_enqReq_canon,
WILL_FIRE_RL_cache_rsLdToDmaQ_canonicalize,
WILL_FIRE_RL_cache_rsLdToDmaQ_clearReq_canon,
WILL_FIRE_RL_cache_rsLdToDmaQ_deqReq_canon,
WILL_FIRE_RL_cache_rsLdToDmaQ_enqReq_canon,
WILL_FIRE_RL_cache_rsStToDmaQ_canonicalize,
WILL_FIRE_RL_cache_rsStToDmaQ_clearReq_canon,
WILL_FIRE_RL_cache_rsStToDmaQ_deqReq_canon,
WILL_FIRE_RL_cache_rsStToDmaQ_enqReq_canon,
WILL_FIRE_RL_cache_rsToCIndexQ_canonicalize,
WILL_FIRE_RL_cache_rsToCIndexQ_clearReq_canon,
WILL_FIRE_RL_cache_rsToCIndexQ_deqReq_canon,
WILL_FIRE_RL_cache_rsToCIndexQ_enqReq_canon,
WILL_FIRE_RL_cache_sendRqToC,
WILL_FIRE_RL_cache_sendRsLdToDma,
WILL_FIRE_RL_cache_sendRsStToDma,
WILL_FIRE_RL_cache_sendRsToC,
WILL_FIRE_RL_cache_sendToM,
WILL_FIRE_RL_cache_toCQ_canonicalize,
WILL_FIRE_RL_cache_toCQ_clearReq_canon,
WILL_FIRE_RL_cache_toCQ_deqReq_canon,
WILL_FIRE_RL_cache_toCQ_enqReq_canon,
WILL_FIRE_RL_cache_toMQ_canonicalize,
WILL_FIRE_RL_cache_toMQ_clearReq_canon,
WILL_FIRE_RL_cache_toMQ_deqReq_canon,
WILL_FIRE_RL_cache_toMQ_enqReq_canon,
WILL_FIRE_RL_perfReqQ_canonicalize,
WILL_FIRE_RL_perfReqQ_clearReq_canon,
WILL_FIRE_RL_perfReqQ_deqReq_canon,
WILL_FIRE_RL_perfReqQ_enqReq_canon,
WILL_FIRE_cRqStuck_get,
WILL_FIRE_dma_memReq_enq,
WILL_FIRE_dma_respLd_deq,
WILL_FIRE_dma_respSt_deq,
WILL_FIRE_perf_req,
WILL_FIRE_perf_resp,
WILL_FIRE_perf_setStatus,
WILL_FIRE_to_child_rqFromC_enq,
WILL_FIRE_to_child_rsFromC_enq,
WILL_FIRE_to_child_toC_deq,
WILL_FIRE_to_mem_rsFromM_enq,
WILL_FIRE_to_mem_toM_deq;
// inputs to muxes for submodule ports
reg [3 : 0] MUX_cache_cRqMshr$sendRsToDmaC_getData_1__VAL_2,
MUX_cache_cRqMshr$transfer_getRq_1__VAL_2;
wire [584 : 0] MUX_cache_toCQ_enqReq_lat_0$wset_1__VAL_1,
MUX_cache_toCQ_enqReq_lat_0$wset_1__VAL_2;
wire [583 : 0] MUX_cache_pipeline$send_1__VAL_1,
MUX_cache_pipeline$send_1__VAL_2,
MUX_cache_pipeline$send_1__VAL_3,
MUX_cache_pipeline$send_1__VAL_4,
MUX_cache_pipeline$send_1__VAL_5;
wire [571 : 0] MUX_cache_pipeline$deqWrite_2__VAL_1,
MUX_cache_pipeline$deqWrite_2__VAL_2,
MUX_cache_pipeline$deqWrite_2__VAL_3;
wire [512 : 0] MUX_cache_cRqMshr$pipelineResp_setData_2__VAL_1,
MUX_cache_cRqMshr$pipelineResp_setData_2__VAL_2,
MUX_cache_cRqMshr$pipelineResp_setData_2__VAL_3,
MUX_cache_cRqMshr$transfer_getEmptyEntryInit_2__VAL_2;
wire [139 : 0] MUX_cache_cRqMshr$transfer_getEmptyEntryInit_1__VAL_1,
MUX_cache_cRqMshr$transfer_getEmptyEntryInit_1__VAL_2;
wire [60 : 0] MUX_cache_cRqMshr$pipelineResp_setStateSlot_3__VAL_1,
MUX_cache_cRqMshr$pipelineResp_setStateSlot_3__VAL_2;
wire [6 : 0] MUX_cache_rsToCIndexQ_enqReq_lat_0$wset_1__VAL_1,
MUX_cache_rsToCIndexQ_enqReq_lat_0$wset_1__VAL_2,
MUX_cache_rsToCIndexQ_enqReq_lat_0$wset_1__VAL_3;
wire [5 : 0] MUX_cache_toMInfoQ$enq_1__VAL_1,
MUX_cache_toMInfoQ$enq_1__VAL_2;
wire [4 : 0] MUX_cache_cRqRetryIndexQ_enqReq_lat_0$wset_1__VAL_1,
MUX_cache_cRqRetryIndexQ_enqReq_lat_0$wset_1__VAL_2,
MUX_cache_pipeline$deqWrite_1__VAL_1,
MUX_cache_pipeline$deqWrite_1__VAL_3;
wire [2 : 0] MUX_cache_cRqMshr$pipelineResp_setStateSlot_2__VAL_1,
MUX_cache_cRqMshr$pipelineResp_setStateSlot_2__VAL_2;
wire MUX_cache_cRqMshr$pipelineResp_setData_1__SEL_1,
MUX_cache_cRqMshr$pipelineResp_setData_1__SEL_2,
MUX_cache_cRqMshr$pipelineResp_setStateSlot_1__SEL_1,
MUX_cache_cRqRetryIndexQ_enqReq_dummy2_0$write_1__SEL_1,
MUX_cache_cRqRetryIndexQ_enqReq_dummy2_0$write_1__SEL_2,
MUX_cache_pipeline$deqWrite_3__VAL_1,
MUX_cache_pipeline$deqWrite_3__VAL_3,
MUX_cache_rsLdToDmaIndexQ_pipelineResp$enq_1__SEL_1,
MUX_cache_rsStToDmaIndexQ_pipelineResp$enq_1__SEL_1,
MUX_cache_rsToCIndexQ_enqReq_dummy2_0$write_1__SEL_1,
MUX_cache_rsToCIndexQ_enqReq_dummy2_0$write_1__SEL_2,
MUX_cache_toMInfoQ$enq_1__SEL_1;
// remaining internal signals
reg [63 : 0] CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q246,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q247,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q74,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q75,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q76,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q77,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q80,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q81,
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q249,
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q250,
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q253,
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q70,
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q71,
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q72,
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q73,
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q78,
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q79,
CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q82,
CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q83,
CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q84,
CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q85,
CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q86,
CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q87,
CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q91,
CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q92,
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q239,
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q240,
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q241,
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q242,
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q243,
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q264,
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q265,
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q266,
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q100,
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q101,
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q102,
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q103,
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q104,
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q105,
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q248,
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q259,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q226,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q227,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q228,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q229,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q230,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q231,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q255,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q256,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q261,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q263,
SEL_ARR_cache_toCQ_data_0_534_BITS_66_TO_3_543_ETC___d3546,
addr__h237776,
addr__h253620;
reg [3 : 0] x__h230768, x__h397123;
reg [2 : 0] CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q236,
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q269,
CASE_cache_rsStToDmaQ_deqP_0_cache_rsStToDmaQ__ETC__q5,
x__h237718,
x__h386046;
reg [1 : 0] CASE_cache_cRqMshrpipelineResp_getRq_BIT_70_0_ETC__q257,
CASE_cache_cRqMshrstuck_get_BITS_3_TO_2_0_cac_ETC__q2,
CASE_cache_cRqMshrstuck_get_BITS_7_TO_6_0_cac_ETC__q1,
CASE_cache_pipelinefirst_BIT_577_0_cache_cRqM_ETC__q97,
CASE_cache_rqFromCQ_deqP_0_cache_rqFromCQ_data_ETC__q237,
CASE_cache_rqFromCQ_deqP_0_cache_rqFromCQ_data_ETC__q273,
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q254,
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q258,
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q260,
IF_SEL_ARR_cache_cRqMshr_sendRqToC_getSlot_IF__ETC___d2505,
SEL_ARR_cache_pipeline_first__533_BITS_519_TO__ETC___d3144,
SEL_ARR_cache_rsToCIndexQ_data_0_386_BITS_1_TO_ETC___d2439;
reg CASE_cache_pipelinefirst_BIT_577_0_NOT_cache__ETC__q99,
CASE_cache_pipelinefirst_BIT_577_0_cache_cRqM_ETC__q98,
CASE_cache_pipelineunguard_first_BITS_582_TO__ETC__q88,
CASE_cache_rqFromCQ_deqP_0_cache_rqFromCQ_data_ETC__q238,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q10,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q11,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q12,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q13,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q14,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q15,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q16,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q17,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q18,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q19,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q20,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q21,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q22,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q23,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q234,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q24,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q25,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q26,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q27,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q28,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q29,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q30,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q31,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q32,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q33,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q34,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q35,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q36,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q37,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q38,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q39,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q40,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q41,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q42,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q43,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q44,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q45,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q46,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q47,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q48,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q49,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q50,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q51,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q52,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q53,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q54,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q55,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q56,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q57,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q58,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q59,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q6,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q60,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q61,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q62,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q63,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q64,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q65,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q66,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q67,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q68,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q69,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q7,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q8,
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q9,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q112,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q113,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q116,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q117,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q120,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q121,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q124,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q125,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q128,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q129,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q132,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q133,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q136,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q137,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q140,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q141,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q144,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q145,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q148,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q149,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q152,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q153,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q156,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q157,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q160,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q161,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q164,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q165,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q168,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q169,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q172,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q173,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q176,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q177,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q180,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q181,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q184,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q185,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q188,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q189,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q192,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q193,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q196,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q197,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q200,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q201,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q204,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q205,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q208,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q209,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q212,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q213,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q216,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q217,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q220,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q221,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q224,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q225,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q232,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q233,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q235,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q93,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q94,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q95,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q96,
CASE_cache_rsFromCQ_deqP_0_NOT_cache_rsFromCQ__ETC__q251,
CASE_cache_rsFromMQ_deqP_0_NOT_cache_rsFromMQ__ETC__q271,
CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q270,
CASE_cache_rsLdToDmaQ_deqP_0_NOT_cache_rsLdToD_ETC__q267,
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q268,
CASE_cache_rsStToDmaQ_deqP_0_NOT_cache_rsStToD_ETC__q3,
CASE_cache_rsStToDmaQ_deqP_0_cache_rsStToDmaQ__ETC__q4,
CASE_cache_toCQ_deqP_0_NOT_cache_toCQ_data_0_B_ETC__q252,
CASE_cache_toMInfoQD_OUT_BITS_1_TO_0_0_NOT_ca_ETC__q272,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_4_ETC__q262,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q106,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q107,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q108,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q109,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q110,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q111,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q114,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q115,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q118,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q119,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q122,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q123,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q126,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q127,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q130,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q131,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q134,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q135,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q138,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q139,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q142,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q143,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q146,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q147,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q150,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q151,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q154,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q155,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q158,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q159,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q162,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q163,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q166,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q167,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q170,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q171,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q174,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q175,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q178,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q179,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q182,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q183,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q186,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q187,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q190,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q191,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q194,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q195,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q198,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q199,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q202,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q203,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q206,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q207,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q210,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q211,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q214,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q215,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q218,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q219,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q222,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q223,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q244,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q245,
SEL_ARR_NOT_cache_toCQ_data_0_534_BIT_583_535__ETC___d3541,
SEL_ARR_NOT_cache_toMQ_data_0_699_BIT_640_700__ETC___d3706,
x__h231129,
x__h255367,
x__h384480,
x__h384525;
wire [641 : 0] IF_cache_doLdAfterReplace_328_THEN_2_CONCAT_DO_ETC___d2337;
wire [639 : 0] DONTCARE_CONCAT_SEL_ARR_cache_toMQ_data_0_699__ETC___d3721,
IF_cache_toMQ_enqReq_dummy2_2_read__86_AND_IF__ETC___d931,
SEL_ARR_cache_toMQ_data_0_699_BITS_639_TO_576__ETC___d4050;
wire [582 : 0] DONTCARE_CONCAT_SEL_ARR_cache_toCQ_data_0_534__ETC___d3556,
IF_cache_toCQ_enqReq_dummy2_2_read__64_AND_IF__ETC___d419,
SEL_ARR_cache_toCQ_data_0_534_BITS_582_TO_519__ETC___d3615;
wire [579 : 0] SEL_ARR_cache_rsFromCQ_data_0_171_BITS_579_TO__ETC___d2230;
wire [571 : 0] IF_IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSl_ETC___d3388,
IF_IF_SEL_ARR_cache_pipeline_first__533_BITS_5_ETC___d3218,
IF_NOT_cache_pipeline_first__533_BITS_523_TO_5_ETC___d2954,
IF_cache_cRqMshr_pipelineResp_searchEndOfChain_ETC___d2966,
IF_cache_pipeline_first__533_BITS_523_TO_522_5_ETC___d2964,
cache_cRqMshr_pipelineResp_getRq_IF_cache_pipe_ETC___d2947,
cache_cRqMshr_pipelineResp_getRq_IF_cache_pipe_ETC___d3387;
wire [516 : 0] SEL_ARR_cache_toCQ_data_0_534_BIT_516_565_cach_ETC___d3614;
wire [513 : 0] NOT_SEL_ARR_NOT_cache_rsFromCQ_data_0_171_BIT__ETC___d2229;
wire [512 : 0] IF_cache_pipeline_first__533_BITS_523_TO_522_5_ETC___d3055;
wire [511 : 0] IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2943,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3385,
IF_cache_pipeline_first__533_BITS_519_TO_518_5_ETC___d2945,
SEL_ARR_cache_rqFromDmaQ_data_0_367_BITS_516_T_ETC___d2164,
SEL_ARR_cache_rsFromCQ_data_0_171_BITS_512_TO__ETC___d2223,
SEL_ARR_cache_rsFromMQ_data_0_234_BITS_516_TO__ETC___d2285,
SEL_ARR_cache_toCQ_data_0_534_BITS_514_TO_451__ETC___d3607,
SEL_ARR_cache_toMQ_data_0_699_BITS_511_TO_448__ETC___d4049;
wire [447 : 0] SEL_ARR_cache_rsLdToDmaQ_data_0_624_BITS_516_T_ETC___d3656,
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89;
wire [383 : 0] IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2869,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3343,
SEL_ARR_cache_rqFromDmaQ_data_0_367_BITS_516_T_ETC___d2155,
SEL_ARR_cache_rsFromCQ_data_0_171_BITS_512_TO__ETC___d2214,
SEL_ARR_cache_rsFromMQ_data_0_234_BITS_516_TO__ETC___d2276,
SEL_ARR_cache_toCQ_data_0_534_BITS_514_TO_451__ETC___d3602,
SEL_ARR_cache_toMQ_data_0_699_BITS_511_TO_448__ETC___d4040;
wire [319 : 0] SEL_ARR_cache_rsLdToDmaQ_data_0_624_BITS_516_T_ETC___d3647;
wire [255 : 0] IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2797,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3303,
SEL_ARR_cache_rqFromDmaQ_data_0_367_BITS_516_T_ETC___d2146,
SEL_ARR_cache_rsFromCQ_data_0_171_BITS_512_TO__ETC___d2205,
SEL_ARR_cache_rsFromMQ_data_0_234_BITS_516_TO__ETC___d2267,
SEL_ARR_cache_toCQ_data_0_534_BITS_514_TO_451__ETC___d3593,
SEL_ARR_cache_toMQ_data_0_699_BITS_511_TO_448__ETC___d4031;
wire [191 : 0] SEL_ARR_cache_rsLdToDmaQ_data_0_624_BITS_516_T_ETC___d3638;
wire [127 : 0] IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2725,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3263;
wire [73 : 0] SEL_ARR_cache_rqFromCQ_data_0_328_BITS_6_TO_5__ETC___d1356;
wire [63 : 0] IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2761,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2833,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2905,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3283,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3323,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3363,
SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d2044,
SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d4013,
addr__h267920,
cache_cRqMshrpipelineResp_getData_BITS_63_TO_0__q90,
rqAddr__h280816,
x_addr__h16588,
x_addr__h70243;
wire [61 : 0] SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d2039,
SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d4004;
wire [60 : 0] IF_IF_SEL_ARR_cache_pipeline_first__533_BITS_5_ETC___d3409,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3007,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3022,
IF_cache_pipeline_first__533_BITS_523_TO_522_5_ETC___d3021,
cache_cRqMshr_pipelineResp_getSlot_IF_cache_pi_ETC___d3408;
wire [59 : 0] SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d2034,
SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3995;
wire [57 : 0] SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d2029,
SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3986;
wire [55 : 0] IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2685,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2720,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2792,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2864,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2938,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3241,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3260,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3300,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3340,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3382,
SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d2024,
SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3977;
wire [53 : 0] SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d2019,
SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3968;
wire [51 : 0] SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d2014,
SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3959;
wire [49 : 0] SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d2009,
SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3950;
wire [47 : 0] IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2752,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2824,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2896,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3278,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3318,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3358,
SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d2004,
SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3941;
wire [45 : 0] SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1999,
SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3932;
wire [43 : 0] SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1994,
SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3923;
wire [41 : 0] SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1989,
SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3914;
wire [39 : 0] IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2676,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2711,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2783,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2855,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2929,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3236,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3255,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3295,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3335,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3377,
SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1984,
SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3905;
wire [37 : 0] SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1979,
SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3896;
wire [35 : 0] SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1974,
SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3887;
wire [33 : 0] SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1969,
SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3878;
wire [31 : 0] IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2743,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2815,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2887,
SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1964,
SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3869;
wire [29 : 0] SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1959,
SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3860;
wire [27 : 0] SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1954,
SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3851;
wire [25 : 0] SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1949,
SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3842;
wire [23 : 0] IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2667,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2702,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2774,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2846,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2920,
SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1944,
SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3833;
wire [21 : 0] SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1939,
SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3824;
wire [19 : 0] SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1934,
SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3815;
wire [17 : 0] SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1929,
SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3806;
wire [15 : 0] SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1924,
SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3797;
wire [13 : 0] SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1919,
SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3788;
wire [11 : 0] IF_IF_cache_cRqMshr_pipelineResp_getRq_IF_cach_ETC___d2649,
IF_IF_cache_cRqMshr_pipelineResp_getRq_IF_cach_ETC___d3140,
IF_NOT_cache_pipeline_first__533_BITS_523_TO_5_ETC___d2955,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3220,
IF_cache_pipeline_first__533_BITS_519_TO_518_5_ETC___d2644,
SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1914,
SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3779;
wire [9 : 0] SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1909,
SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3770;
wire [8 : 0] _0_CONCAT_IF_cache_pipeline_first__533_BITS_521_ETC___d2993;
wire [7 : 0] SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1904,
SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3761;
wire [5 : 0] SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1899,
SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3752,
_1_CONCAT_NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_ETC___d2062;
wire [4 : 0] IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2621,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2632;
wire [3 : 0] IF_IF_NOT_cache_cRqMshr_sendRqToC_getSlot_IF_c_ETC___d2517,
IF_IF_NOT_cache_cRqMshr_sendRqToC_getSlot_IF_c_ETC___d2525,
IF_IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSl_ETC___d3414,
IF_IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSl_ETC___d3419,
IF_IF_cache_cRqMshr_pipelineResp_getRq_IF_cach_ETC___d3000,
IF_IF_cache_cRqMshr_pipelineResp_getRq_IF_cach_ETC___d3003,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2647,
SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1894,
SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3743,
_theResult_____2__h217951,
_theResult_____2__h227970,
next_deqP___1__h218270,
next_deqP___1__h228289,
v__h216535,
v__h216818,
v__h225834,
v__h226117;
wire [2 : 0] IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2980,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2986,
IF_cache_pipeline_first__533_BITS_519_TO_518_5_ETC___d2978,
IF_cache_pipeline_first__533_BITS_523_TO_522_5_ETC___d2985,
x__h33162;
wire [1 : 0] IF_IF_SEL_ARR_cache_pipeline_first__533_BITS_5_ETC___d3400,
IF_IF_SEL_ARR_cache_pipeline_first__533_BITS_5_ETC___d3405,
IF_NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_ETC___d1884,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2548,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2635,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3105,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3132,
IF_cache_pipeline_first__533_BITS_523_TO_522_5_ETC___d3103;
wire IF_IF_cache_cRqMshr_pipelineResp_getRq_IF_cach_ETC___d2576,
IF_NOT_cache_pipeline_first__533_BITS_523_TO_5_ETC___d2595,
IF_NOT_cache_pipeline_first__533_BITS_523_TO_5_ETC___d2598,
IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSlot__ETC___d3186,
IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSlot__ETC___d3188,
IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSlot__ETC___d3201,
IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSlot__ETC___d3204,
IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSlot__ETC___d3411,
IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSlot__ETC___d3416,
IF_SEL_ARR_cache_pipeline_first__533_BITS_519__ETC___d3158,
IF_SEL_ARR_cache_pipeline_first__533_BITS_519__ETC___d3213,
IF_SEL_ARR_cache_pipeline_first__533_BITS_519__ETC___d3214,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2565,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2567,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2577,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2968,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2975,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3088,
IF_cache_cRqRetryIndexQ_deqReq_dummy2_2_read___ETC___d1102,
IF_cache_cRqRetryIndexQ_deqReq_lat_1_whas__064_ETC___d1070,
IF_cache_cRqRetryIndexQ_enqReq_lat_1_whas__035_ETC___d1044,
IF_cache_pipeline_RDY_first__531_AND_cache_cRq_ETC___d2560,
IF_cache_pipeline_first__533_BITS_523_TO_522_5_ETC___d2605,
IF_cache_pipeline_first__533_BIT_517_534_THEN__ETC___d2608,
IF_cache_rqFromCQ_deqReq_dummy2_2_read__2_AND__ETC___d70,
IF_cache_rqFromCQ_deqReq_lat_1_whas__3_THEN_ca_ETC___d39,
IF_cache_rqFromCQ_enqReq_lat_1_whas_THEN_cache_ETC___d13,
IF_cache_rqFromDmaQ_deqReq_dummy2_2_read__23_A_ETC___d531,
IF_cache_rqFromDmaQ_deqReq_lat_1_whas__94_THEN_ETC___d500,
IF_cache_rqFromDmaQ_enqReq_lat_1_whas__27_THEN_ETC___d436,
IF_cache_rqFromDmaQ_enqReq_lat_1_whas__27_THEN_ETC___d443,
IF_cache_rsFromCQ_deqReq_dummy2_2_read__97_AND_ETC___d205,
IF_cache_rsFromCQ_deqReq_lat_1_whas__68_THEN_c_ETC___d174,
IF_cache_rsFromCQ_enqReq_lat_1_whas__01_THEN_N_ETC___d117,
IF_cache_rsFromCQ_enqReq_lat_1_whas__01_THEN_c_ETC___d110,
IF_cache_rsFromMQ_deqReq_dummy2_2_read__97_AND_ETC___d1005,
IF_cache_rsFromMQ_deqReq_lat_1_whas__68_THEN_c_ETC___d974,
IF_cache_rsFromMQ_enqReq_lat_1_whas__39_THEN_c_ETC___d948,
IF_cache_rsLdToDmaQ_deqReq_dummy2_2_read__51_A_ETC___d659,
IF_cache_rsLdToDmaQ_deqReq_lat_1_whas__22_THEN_ETC___d628,
IF_cache_rsLdToDmaQ_enqReq_lat_1_whas__70_THEN_ETC___d579,
IF_cache_rsLdToDmaQ_enqReq_lat_1_whas__70_THEN_ETC___d586,
IF_cache_rsStToDmaQ_deqReq_dummy2_2_read__69_A_ETC___d777,
IF_cache_rsStToDmaQ_deqReq_lat_1_whas__40_THEN_ETC___d746,
IF_cache_rsStToDmaQ_enqReq_lat_1_whas__95_THEN_ETC___d704,
IF_cache_rsStToDmaQ_enqReq_lat_1_whas__95_THEN_ETC___d711,
IF_cache_rsToCIndexQ_deqReq_dummy2_2_read__213_ETC___d1226,
IF_cache_rsToCIndexQ_deqReq_lat_1_whas__188_TH_ETC___d1194,
IF_cache_rsToCIndexQ_enqReq_lat_1_whas__159_TH_ETC___d1168,
IF_cache_toCQ_deqReq_dummy2_2_read__72_AND_IF__ETC___d380,
IF_cache_toCQ_deqReq_lat_1_whas__43_THEN_cache_ETC___d349,
IF_cache_toCQ_enqReq_lat_1_whas__44_THEN_NOT_c_ETC___d260,
IF_cache_toCQ_enqReq_lat_1_whas__44_THEN_cache_ETC___d253,
IF_cache_toMQ_deqReq_dummy2_2_read__94_AND_IF__ETC___d902,
IF_cache_toMQ_deqReq_lat_1_whas__65_THEN_cache_ETC___d871,
IF_cache_toMQ_enqReq_lat_1_whas__12_THEN_NOT_c_ETC___d828,
IF_cache_toMQ_enqReq_lat_1_whas__12_THEN_cache_ETC___d821,
IF_perfReqQ_enqReq_lat_1_whas__449_THEN_perfRe_ETC___d3458,
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1822,
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1824,
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1826,
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1828,
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1830,
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1832,
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1834,
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1836,
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1838,
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1840,
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1842,
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1844,
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1846,
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1848,
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1850,
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1852,
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1854,
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1856,
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1858,
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1860,
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1862,
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1864,
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1866,
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1868,
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1870,
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1872,
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1874,
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1876,
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1878,
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1880,
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1882,
NOT_cache_cRqMshr_pipelineResp_getRq_IF_cache__ETC___d3038,
NOT_cache_cRqRetryIndexQ_clearReq_dummy2_1_rea_ETC___d1101,
NOT_cache_cRqRetryIndexQ_enqReq_dummy2_2_read__ETC___d1119,
NOT_cache_pipeline_first__533_BITS_523_TO_522__ETC___d2623,
NOT_cache_pipeline_first__533_BITS_523_TO_522__ETC___d3062,
NOT_cache_pipeline_first__533_BITS_523_TO_522__ETC___d3072,
NOT_cache_pipeline_first__533_BIT_512_142_198__ETC___d3436,
NOT_cache_pipeline_first__533_BIT_512_142_198__ETC___d3440,
NOT_cache_pipeline_first__533_BIT_512_142_198__ETC___d3443,
NOT_cache_pipeline_first__533_BIT_517_534_031__ETC___d3041,
NOT_cache_pipeline_first__533_BIT_517_534_031__ETC___d3065,
NOT_cache_pipeline_first__533_BIT_517_534_031__ETC___d3075,
NOT_cache_pipeline_first__533_BIT_517_534_031__ETC___d3081,
NOT_cache_pipeline_first__533_BIT_517_534_031__ETC___d3119,
NOT_cache_pipeline_notEmpty__455_456_OR_IF_cac_ETC___d2477,
NOT_cache_rqFromCQ_clearReq_dummy2_1_read__8_9_ETC___d53,
NOT_cache_rqFromCQ_enqReq_dummy2_2_read__4_4_O_ETC___d88,
NOT_cache_rqFromDmaQ_clearReq_dummy2_1_read__0_ETC___d514,
NOT_cache_rqFromDmaQ_enqReq_dummy2_2_read__15__ETC___d549,
NOT_cache_rsFromCQ_clearReq_dummy2_1_read__83__ETC___d188,
NOT_cache_rsFromCQ_enqReq_dummy2_2_read__89_19_ETC___d223,
NOT_cache_rsFromMQ_clearReq_dummy2_1_read__83__ETC___d988,
NOT_cache_rsFromMQ_enqReq_dummy2_2_read__89_01_ETC___d1023,
NOT_cache_rsLdToDmaQ_clearReq_dummy2_1_read__3_ETC___d642,
NOT_cache_rsLdToDmaQ_enqReq_dummy2_2_read__43__ETC___d677,
NOT_cache_rsStToDmaQ_clearReq_dummy2_1_read__5_ETC___d760,
NOT_cache_rsStToDmaQ_enqReq_dummy2_2_read__61__ETC___d795,
NOT_cache_rsToCIndexQ_clearReq_dummy2_1_read___ETC___d1225,
NOT_cache_rsToCIndexQ_enqReq_dummy2_2_read__20_ETC___d1243,
NOT_cache_toCQ_clearReq_dummy2_1_read__58_59_O_ETC___d363,
NOT_cache_toCQ_enqReq_dummy2_2_read__64_94_OR__ETC___d398,
NOT_cache_toMQ_clearReq_dummy2_1_read__80_81_O_ETC___d885,
NOT_cache_toMQ_enqReq_dummy2_2_read__86_16_OR__ETC___d920,
NOT_perfReqQ_clearReq_dummy2_1_read__493_494_O_ETC___d3498,
NOT_perfReqQ_enqReq_dummy2_2_read__499_514_OR__ETC___d3519,
SEL_ARR_cache_cRqMshr_pipelineResp_getSlot_IF__ETC___d3184,
_0_OR_IF_SEL_ARR_cache_pipeline_first__533_BITS_ETC___d3165,
_0_OR_NOT_CASE_cache_pipeline_first__533_BIT_57_ETC___d3192,
_theResult_____2__h109016,
_theResult_____2__h124337,
_theResult_____2__h132276,
_theResult_____2__h193500,
_theResult_____2__h208601,
_theResult_____2__h20885,
_theResult_____2__h35530,
_theResult_____2__h6771,
cache_cRqMshr_pipelineResp_getRq_IF_cache_pipe_ETC___d3028,
cache_cRqMshr_pipelineResp_getRq_IF_cache_pipe_ETC___d3032,
cache_cRqMshr_pipelineResp_getRq_IF_cache_pipe_ETC___d3098,
cache_cRqMshr_pipelineResp_searchEndOfChain_ca_ETC___d2607,
cache_cRqRetryIndexQ_enqReq_dummy2_2_read__081_ETC___d1112,
cache_pipeline_RDY_deqWrite__532_AND_NOT_cache_ETC___d3195,
cache_pipeline_first__533_BITS_516_TO_513_535__ETC___d2537,
cache_pipeline_first__533_BITS_519_TO_518_545__ETC___d2549,
cache_pipeline_first__533_BITS_519_TO_518_545__ETC___d2564,
cache_pipeline_first__533_BITS_521_TO_520_551__ETC___d2552,
cache_pipeline_first__533_BITS_521_TO_520_551__ETC___d2566,
cache_pipeline_first__533_BITS_571_TO_524_585__ETC___d2587,
cache_pipeline_first__533_BITS_571_TO_524_585__ETC___d3033,
cache_pipeline_first__533_BIT_512_142_AND_IF_S_ETC___d3424,
cache_pipeline_first__533_BIT_512_142_AND_IF_S_ETC___d3430,
cache_pipeline_first__533_BIT_517_534_AND_cach_ETC___d3042,
cache_rqFromCQ_enqReq_dummy2_2_read__4_AND_IF__ETC___d80,
cache_rqFromDmaQ_enqReq_dummy2_2_read__15_AND__ETC___d541,
cache_rsFromCQ_enqReq_dummy2_2_read__89_AND_IF_ETC___d215,
cache_rsFromMQ_enqReq_dummy2_2_read__89_AND_IF_ETC___d1015,
cache_rsLdToDmaQ_enqReq_dummy2_2_read__43_AND__ETC___d669,
cache_rsStToDmaQ_enqReq_dummy2_2_read__61_AND__ETC___d787,
cache_rsToCIndexQ_enqReq_dummy2_2_read__205_AN_ETC___d1236,
cache_toCQ_enqReq_dummy2_2_read__64_AND_IF_cac_ETC___d390,
cache_toMQ_enqReq_dummy2_2_read__86_AND_IF_cac_ETC___d912,
child__h280155,
next_deqP___1__h109335,
next_deqP___1__h124656,
next_deqP___1__h132595,
next_deqP___1__h193819,
next_deqP___1__h208920,
next_deqP___1__h21204,
next_deqP___1__h35849,
next_deqP___1__h7090,
perfReqQ_enqReq_dummy2_2_read__499_AND_IF_perf_ETC___d3511,
v__h119303,
v__h119586,
v__h131518,
v__h131801,
v__h158088,
v__h158371,
v__h16145,
v__h16428,
v__h203695,
v__h203978,
v__h30456,
v__h30739,
v__h6009,
v__h6292,
v__h69800,
v__h70083,
x__h18692,
x__h31086;
// value method to_child_rsFromC_notFull
assign to_child_rsFromC_notFull = !cache_rsFromCQ_full ;
assign RDY_to_child_rsFromC_notFull = 1'd1 ;
// action method to_child_rsFromC_enq
assign RDY_to_child_rsFromC_enq = !cache_rsFromCQ_full ;
assign CAN_FIRE_to_child_rsFromC_enq = !cache_rsFromCQ_full ;
assign WILL_FIRE_to_child_rsFromC_enq = EN_to_child_rsFromC_enq ;
// value method to_child_rqFromC_notFull
assign to_child_rqFromC_notFull = !cache_rqFromCQ_full ;
assign RDY_to_child_rqFromC_notFull = 1'd1 ;
// action method to_child_rqFromC_enq
assign RDY_to_child_rqFromC_enq = !cache_rqFromCQ_full ;
assign CAN_FIRE_to_child_rqFromC_enq = !cache_rqFromCQ_full ;
assign WILL_FIRE_to_child_rqFromC_enq = EN_to_child_rqFromC_enq ;
// value method to_child_toC_notEmpty
assign to_child_toC_notEmpty = !cache_toCQ_empty ;
assign RDY_to_child_toC_notEmpty = 1'd1 ;
// action method to_child_toC_deq
assign RDY_to_child_toC_deq = !cache_toCQ_empty ;
assign CAN_FIRE_to_child_toC_deq = !cache_toCQ_empty ;
assign WILL_FIRE_to_child_toC_deq = EN_to_child_toC_deq ;
// value method to_child_toC_first
assign to_child_toC_first =
{ !SEL_ARR_NOT_cache_toCQ_data_0_534_BIT_583_535__ETC___d3541,
SEL_ARR_NOT_cache_toCQ_data_0_534_BIT_583_535__ETC___d3541 ?
DONTCARE_CONCAT_SEL_ARR_cache_toCQ_data_0_534__ETC___d3556 :
SEL_ARR_cache_toCQ_data_0_534_BITS_582_TO_519__ETC___d3615 } ;
assign RDY_to_child_toC_first = !cache_toCQ_empty ;
// value method dma_memReq_notFull
assign dma_memReq_notFull = !cache_rqFromDmaQ_full ;
assign RDY_dma_memReq_notFull = 1'd1 ;
// action method dma_memReq_enq
assign RDY_dma_memReq_enq = !cache_rqFromDmaQ_full ;
assign CAN_FIRE_dma_memReq_enq = !cache_rqFromDmaQ_full ;
assign WILL_FIRE_dma_memReq_enq = EN_dma_memReq_enq ;
// value method dma_respLd_notEmpty
assign dma_respLd_notEmpty = !cache_rsLdToDmaQ_empty ;
assign RDY_dma_respLd_notEmpty = 1'd1 ;
// action method dma_respLd_deq
assign RDY_dma_respLd_deq = !cache_rsLdToDmaQ_empty ;
assign CAN_FIRE_dma_respLd_deq = !cache_rsLdToDmaQ_empty ;
assign WILL_FIRE_dma_respLd_deq = EN_dma_respLd_deq ;
// value method dma_respLd_first
assign dma_respLd_first =
{ SEL_ARR_cache_rsLdToDmaQ_data_0_624_BITS_516_T_ETC___d3656,
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q266,
!CASE_cache_rsLdToDmaQ_deqP_0_NOT_cache_rsLdToD_ETC__q267,
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q268,
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q269 } ;
assign RDY_dma_respLd_first = !cache_rsLdToDmaQ_empty ;
// value method dma_respSt_notEmpty
assign dma_respSt_notEmpty = !cache_rsStToDmaQ_empty ;
assign RDY_dma_respSt_notEmpty = 1'd1 ;
// action method dma_respSt_deq
assign RDY_dma_respSt_deq = !cache_rsStToDmaQ_empty ;
assign CAN_FIRE_dma_respSt_deq = !cache_rsStToDmaQ_empty ;
assign WILL_FIRE_dma_respSt_deq = EN_dma_respSt_deq ;
// value method dma_respSt_first
assign dma_respSt_first =
{ !CASE_cache_rsStToDmaQ_deqP_0_NOT_cache_rsStToD_ETC__q3,
CASE_cache_rsStToDmaQ_deqP_0_cache_rsStToDmaQ__ETC__q4,
CASE_cache_rsStToDmaQ_deqP_0_cache_rsStToDmaQ__ETC__q5 } ;
assign RDY_dma_respSt_first = !cache_rsStToDmaQ_empty ;
// value method to_mem_toM_notEmpty
assign to_mem_toM_notEmpty = !cache_toMQ_empty ;
assign RDY_to_mem_toM_notEmpty = 1'd1 ;
// action method to_mem_toM_deq
assign RDY_to_mem_toM_deq = !cache_toMQ_empty ;
assign CAN_FIRE_to_mem_toM_deq = !cache_toMQ_empty ;
assign WILL_FIRE_to_mem_toM_deq = EN_to_mem_toM_deq ;
// value method to_mem_toM_first
assign to_mem_toM_first =
{ !SEL_ARR_NOT_cache_toMQ_data_0_699_BIT_640_700__ETC___d3706,
SEL_ARR_NOT_cache_toMQ_data_0_699_BIT_640_700__ETC___d3706 ?
DONTCARE_CONCAT_SEL_ARR_cache_toMQ_data_0_699__ETC___d3721 :
SEL_ARR_cache_toMQ_data_0_699_BITS_639_TO_576__ETC___d4050 } ;
assign RDY_to_mem_toM_first = !cache_toMQ_empty ;
// value method to_mem_rsFromM_notFull
assign to_mem_rsFromM_notFull = !cache_rsFromMQ_full ;
assign RDY_to_mem_rsFromM_notFull = 1'd1 ;
// action method to_mem_rsFromM_enq
assign RDY_to_mem_rsFromM_enq = !cache_rsFromMQ_full ;
assign CAN_FIRE_to_mem_rsFromM_enq = !cache_rsFromMQ_full ;
assign WILL_FIRE_to_mem_rsFromM_enq = EN_to_mem_rsFromM_enq ;
// actionvalue method cRqStuck_get
assign cRqStuck_get =
{ cache_cRqMshr$stuck_get[17],
cache_cRqMshr$stuck_get[17] ?
{ cache_cRqMshr$stuck_get[16],
cache_cRqMshr$stuck_get[16] ?
cache_cRqMshr$stuck_get[15:12] :
4'hA } :
cache_cRqMshr$stuck_get[16:12],
cache_cRqMshr$stuck_get[151:84],
cache_cRqMshr$stuck_get[82],
cache_cRqMshr$stuck_get[11:8],
CASE_cache_cRqMshrstuck_get_BITS_7_TO_6_0_cac_ETC__q1,
(cache_cRqMshr$stuck_get[7:6] == 2'd0) ?
2'h2 :
cache_cRqMshr$stuck_get[5:4],
CASE_cache_cRqMshrstuck_get_BITS_3_TO_2_0_cac_ETC__q2,
(cache_cRqMshr$stuck_get[3:2] == 2'd0) ?
2'h2 :
cache_cRqMshr$stuck_get[1:0] } ;
assign RDY_cRqStuck_get = cache_cRqMshr$RDY_stuck_get ;
assign CAN_FIRE_cRqStuck_get = cache_cRqMshr$RDY_stuck_get ;
assign WILL_FIRE_cRqStuck_get = EN_cRqStuck_get ;
// action method perf_setStatus
assign RDY_perf_setStatus = 1'd1 ;
assign CAN_FIRE_perf_setStatus = 1'd1 ;
assign WILL_FIRE_perf_setStatus = EN_perf_setStatus ;
// action method perf_req
assign RDY_perf_req = !perfReqQ_full ;
assign CAN_FIRE_perf_req = !perfReqQ_full ;
assign WILL_FIRE_perf_req = EN_perf_req ;
// actionvalue method perf_resp
assign perf_resp = { perfReqQ_data_0, 64'd0 } ;
assign RDY_perf_resp = !perfReqQ_empty ;
assign CAN_FIRE_perf_resp = !perfReqQ_empty ;
assign WILL_FIRE_perf_resp = EN_perf_resp ;
// value method perf_respValid
assign perf_respValid = !perfReqQ_empty ;
assign RDY_perf_respValid = 1'd1 ;
// submodule cache_cRqMshr
mkLastLvCRqMshr cache_cRqMshr(.CLK(CLK),
.RST_N(RST_N),
.mRsDeq_setData_d(cache_cRqMshr$mRsDeq_setData_d),
.mRsDeq_setData_n(cache_cRqMshr$mRsDeq_setData_n),
.pipelineResp_getAddrSucc_n(cache_cRqMshr$pipelineResp_getAddrSucc_n),
.pipelineResp_getData_n(cache_cRqMshr$pipelineResp_getData_n),
.pipelineResp_getRepSucc_n(cache_cRqMshr$pipelineResp_getRepSucc_n),
.pipelineResp_getRq_n(cache_cRqMshr$pipelineResp_getRq_n),
.pipelineResp_getSlot_n(cache_cRqMshr$pipelineResp_getSlot_n),
.pipelineResp_getState_n(cache_cRqMshr$pipelineResp_getState_n),
.pipelineResp_searchEndOfChain_addr(cache_cRqMshr$pipelineResp_searchEndOfChain_addr),
.pipelineResp_setAddrSucc_n(cache_cRqMshr$pipelineResp_setAddrSucc_n),
.pipelineResp_setAddrSucc_succ(cache_cRqMshr$pipelineResp_setAddrSucc_succ),
.pipelineResp_setData_d(cache_cRqMshr$pipelineResp_setData_d),
.pipelineResp_setData_n(cache_cRqMshr$pipelineResp_setData_n),
.pipelineResp_setRepSucc_n(cache_cRqMshr$pipelineResp_setRepSucc_n),
.pipelineResp_setRepSucc_succ(cache_cRqMshr$pipelineResp_setRepSucc_succ),
.pipelineResp_setStateSlot_n(cache_cRqMshr$pipelineResp_setStateSlot_n),
.pipelineResp_setStateSlot_slot(cache_cRqMshr$pipelineResp_setStateSlot_slot),
.pipelineResp_setStateSlot_state(cache_cRqMshr$pipelineResp_setStateSlot_state),
.sendRqToC_getRq_n(cache_cRqMshr$sendRqToC_getRq_n),
.sendRqToC_getSlot_n(cache_cRqMshr$sendRqToC_getSlot_n),
.sendRqToC_getState_n(cache_cRqMshr$sendRqToC_getState_n),
.sendRqToC_searchNeedRqChild_suggestIdx(cache_cRqMshr$sendRqToC_searchNeedRqChild_suggestIdx),
.sendRqToC_setSlot_n(cache_cRqMshr$sendRqToC_setSlot_n),
.sendRqToC_setSlot_s(cache_cRqMshr$sendRqToC_setSlot_s),
.sendRsToDmaC_getData_n(cache_cRqMshr$sendRsToDmaC_getData_n),
.sendRsToDmaC_getRq_n(cache_cRqMshr$sendRsToDmaC_getRq_n),
.sendRsToDmaC_releaseEntry_n(cache_cRqMshr$sendRsToDmaC_releaseEntry_n),
.sendToM_getData_n(cache_cRqMshr$sendToM_getData_n),
.sendToM_getRq_n(cache_cRqMshr$sendToM_getRq_n),
.sendToM_getSlot_n(cache_cRqMshr$sendToM_getSlot_n),
.transfer_getEmptyEntryInit_d(cache_cRqMshr$transfer_getEmptyEntryInit_d),
.transfer_getEmptyEntryInit_r(cache_cRqMshr$transfer_getEmptyEntryInit_r),
.transfer_getRq_n(cache_cRqMshr$transfer_getRq_n),
.transfer_getSlot_n(cache_cRqMshr$transfer_getSlot_n),
.transfer_hasEmptyEntry_r(cache_cRqMshr$transfer_hasEmptyEntry_r),
.EN_transfer_getEmptyEntryInit(cache_cRqMshr$EN_transfer_getEmptyEntryInit),
.EN_mRsDeq_setData(cache_cRqMshr$EN_mRsDeq_setData),
.EN_sendRsToDmaC_releaseEntry(cache_cRqMshr$EN_sendRsToDmaC_releaseEntry),
.EN_sendRqToC_setSlot(cache_cRqMshr$EN_sendRqToC_setSlot),
.EN_pipelineResp_setData(cache_cRqMshr$EN_pipelineResp_setData),
.EN_pipelineResp_setStateSlot(cache_cRqMshr$EN_pipelineResp_setStateSlot),
.EN_pipelineResp_setAddrSucc(cache_cRqMshr$EN_pipelineResp_setAddrSucc),
.EN_pipelineResp_setRepSucc(cache_cRqMshr$EN_pipelineResp_setRepSucc),
.EN_stuck_get(cache_cRqMshr$EN_stuck_get),
.transfer_getRq(cache_cRqMshr$transfer_getRq),
.RDY_transfer_getRq(),
.transfer_getSlot(cache_cRqMshr$transfer_getSlot),
.RDY_transfer_getSlot(),
.transfer_getEmptyEntryInit(cache_cRqMshr$transfer_getEmptyEntryInit),
.RDY_transfer_getEmptyEntryInit(cache_cRqMshr$RDY_transfer_getEmptyEntryInit),
.transfer_hasEmptyEntry(),
.RDY_transfer_hasEmptyEntry(),
.RDY_mRsDeq_setData(),
.sendToM_getRq(cache_cRqMshr$sendToM_getRq),
.RDY_sendToM_getRq(),
.sendToM_getSlot(cache_cRqMshr$sendToM_getSlot),
.RDY_sendToM_getSlot(),
.sendToM_getData(cache_cRqMshr$sendToM_getData),
.RDY_sendToM_getData(),
.sendRsToDmaC_getRq(cache_cRqMshr$sendRsToDmaC_getRq),
.RDY_sendRsToDmaC_getRq(),
.sendRsToDmaC_getData(cache_cRqMshr$sendRsToDmaC_getData),
.RDY_sendRsToDmaC_getData(),
.RDY_sendRsToDmaC_releaseEntry(cache_cRqMshr$RDY_sendRsToDmaC_releaseEntry),
.sendRqToC_getRq(cache_cRqMshr$sendRqToC_getRq),
.RDY_sendRqToC_getRq(),
.sendRqToC_getState(cache_cRqMshr$sendRqToC_getState),
.RDY_sendRqToC_getState(),
.sendRqToC_getSlot(cache_cRqMshr$sendRqToC_getSlot),
.RDY_sendRqToC_getSlot(),
.RDY_sendRqToC_setSlot(),
.sendRqToC_searchNeedRqChild(cache_cRqMshr$sendRqToC_searchNeedRqChild),
.RDY_sendRqToC_searchNeedRqChild(),
.pipelineResp_getRq(cache_cRqMshr$pipelineResp_getRq),
.RDY_pipelineResp_getRq(),
.pipelineResp_getState(cache_cRqMshr$pipelineResp_getState),
.RDY_pipelineResp_getState(),
.pipelineResp_getSlot(cache_cRqMshr$pipelineResp_getSlot),
.RDY_pipelineResp_getSlot(),
.pipelineResp_getData(cache_cRqMshr$pipelineResp_getData),
.RDY_pipelineResp_getData(),
.pipelineResp_getAddrSucc(cache_cRqMshr$pipelineResp_getAddrSucc),
.RDY_pipelineResp_getAddrSucc(),
.pipelineResp_getRepSucc(cache_cRqMshr$pipelineResp_getRepSucc),
.RDY_pipelineResp_getRepSucc(),
.RDY_pipelineResp_setData(),
.RDY_pipelineResp_setStateSlot(),
.RDY_pipelineResp_setAddrSucc(),
.RDY_pipelineResp_setRepSucc(),
.pipelineResp_searchEndOfChain(cache_cRqMshr$pipelineResp_searchEndOfChain),
.RDY_pipelineResp_searchEndOfChain(),
.stuck_get(cache_cRqMshr$stuck_get),
.RDY_stuck_get(cache_cRqMshr$RDY_stuck_get));
// submodule cache_cRqRetryIndexQ_clearReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) cache_cRqRetryIndexQ_clearReq_dummy2_0(.CLK(CLK),
.D_IN(cache_cRqRetryIndexQ_clearReq_dummy2_0$D_IN),
.EN(cache_cRqRetryIndexQ_clearReq_dummy2_0$EN),
.Q_OUT());
// submodule cache_cRqRetryIndexQ_clearReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) cache_cRqRetryIndexQ_clearReq_dummy2_1(.CLK(CLK),
.D_IN(cache_cRqRetryIndexQ_clearReq_dummy2_1$D_IN),
.EN(cache_cRqRetryIndexQ_clearReq_dummy2_1$EN),
.Q_OUT(cache_cRqRetryIndexQ_clearReq_dummy2_1$Q_OUT));
// submodule cache_cRqRetryIndexQ_deqReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) cache_cRqRetryIndexQ_deqReq_dummy2_0(.CLK(CLK),
.D_IN(cache_cRqRetryIndexQ_deqReq_dummy2_0$D_IN),
.EN(cache_cRqRetryIndexQ_deqReq_dummy2_0$EN),
.Q_OUT());
// submodule cache_cRqRetryIndexQ_deqReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) cache_cRqRetryIndexQ_deqReq_dummy2_1(.CLK(CLK),
.D_IN(cache_cRqRetryIndexQ_deqReq_dummy2_1$D_IN),
.EN(cache_cRqRetryIndexQ_deqReq_dummy2_1$EN),
.Q_OUT());
// submodule cache_cRqRetryIndexQ_deqReq_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) cache_cRqRetryIndexQ_deqReq_dummy2_2(.CLK(CLK),
.D_IN(cache_cRqRetryIndexQ_deqReq_dummy2_2$D_IN),
.EN(cache_cRqRetryIndexQ_deqReq_dummy2_2$EN),
.Q_OUT(cache_cRqRetryIndexQ_deqReq_dummy2_2$Q_OUT));
// submodule cache_cRqRetryIndexQ_enqReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) cache_cRqRetryIndexQ_enqReq_dummy2_0(.CLK(CLK),
.D_IN(cache_cRqRetryIndexQ_enqReq_dummy2_0$D_IN),
.EN(cache_cRqRetryIndexQ_enqReq_dummy2_0$EN),
.Q_OUT());
// submodule cache_cRqRetryIndexQ_enqReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) cache_cRqRetryIndexQ_enqReq_dummy2_1(.CLK(CLK),
.D_IN(cache_cRqRetryIndexQ_enqReq_dummy2_1$D_IN),
.EN(cache_cRqRetryIndexQ_enqReq_dummy2_1$EN),
.Q_OUT());
// submodule cache_cRqRetryIndexQ_enqReq_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) cache_cRqRetryIndexQ_enqReq_dummy2_2(.CLK(CLK),
.D_IN(cache_cRqRetryIndexQ_enqReq_dummy2_2$D_IN),
.EN(cache_cRqRetryIndexQ_enqReq_dummy2_2$EN),
.Q_OUT(cache_cRqRetryIndexQ_enqReq_dummy2_2$Q_OUT));
// submodule cache_pipeline
mkLLPipeline cache_pipeline(.CLK(CLK),
.RST_N(RST_N),
.deqWrite_swapRq(cache_pipeline$deqWrite_swapRq),
.deqWrite_updateRep(cache_pipeline$deqWrite_updateRep),
.deqWrite_wrRam(cache_pipeline$deqWrite_wrRam),
.send_r(cache_pipeline$send_r),
.EN_send(cache_pipeline$EN_send),
.EN_deqWrite(cache_pipeline$EN_deqWrite),
.RDY_send(cache_pipeline$RDY_send),
.notEmpty(cache_pipeline$notEmpty),
.RDY_notEmpty(),
.first(cache_pipeline$first),
.RDY_first(cache_pipeline$RDY_first),
.unguard_first(cache_pipeline$unguard_first),
.RDY_unguard_first(cache_pipeline$RDY_unguard_first),
.RDY_deqWrite(cache_pipeline$RDY_deqWrite));
// submodule cache_rqFromCQ_clearReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rqFromCQ_clearReq_dummy2_0(.CLK(CLK),
.D_IN(cache_rqFromCQ_clearReq_dummy2_0$D_IN),
.EN(cache_rqFromCQ_clearReq_dummy2_0$EN),
.Q_OUT());
// submodule cache_rqFromCQ_clearReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rqFromCQ_clearReq_dummy2_1(.CLK(CLK),
.D_IN(cache_rqFromCQ_clearReq_dummy2_1$D_IN),
.EN(cache_rqFromCQ_clearReq_dummy2_1$EN),
.Q_OUT(cache_rqFromCQ_clearReq_dummy2_1$Q_OUT));
// submodule cache_rqFromCQ_deqReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rqFromCQ_deqReq_dummy2_0(.CLK(CLK),
.D_IN(cache_rqFromCQ_deqReq_dummy2_0$D_IN),
.EN(cache_rqFromCQ_deqReq_dummy2_0$EN),
.Q_OUT());
// submodule cache_rqFromCQ_deqReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rqFromCQ_deqReq_dummy2_1(.CLK(CLK),
.D_IN(cache_rqFromCQ_deqReq_dummy2_1$D_IN),
.EN(cache_rqFromCQ_deqReq_dummy2_1$EN),
.Q_OUT());
// submodule cache_rqFromCQ_deqReq_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rqFromCQ_deqReq_dummy2_2(.CLK(CLK),
.D_IN(cache_rqFromCQ_deqReq_dummy2_2$D_IN),
.EN(cache_rqFromCQ_deqReq_dummy2_2$EN),
.Q_OUT(cache_rqFromCQ_deqReq_dummy2_2$Q_OUT));
// submodule cache_rqFromCQ_enqReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rqFromCQ_enqReq_dummy2_0(.CLK(CLK),
.D_IN(cache_rqFromCQ_enqReq_dummy2_0$D_IN),
.EN(cache_rqFromCQ_enqReq_dummy2_0$EN),
.Q_OUT());
// submodule cache_rqFromCQ_enqReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rqFromCQ_enqReq_dummy2_1(.CLK(CLK),
.D_IN(cache_rqFromCQ_enqReq_dummy2_1$D_IN),
.EN(cache_rqFromCQ_enqReq_dummy2_1$EN),
.Q_OUT());
// submodule cache_rqFromCQ_enqReq_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rqFromCQ_enqReq_dummy2_2(.CLK(CLK),
.D_IN(cache_rqFromCQ_enqReq_dummy2_2$D_IN),
.EN(cache_rqFromCQ_enqReq_dummy2_2$EN),
.Q_OUT(cache_rqFromCQ_enqReq_dummy2_2$Q_OUT));
// submodule cache_rqFromDmaQ_clearReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rqFromDmaQ_clearReq_dummy2_0(.CLK(CLK),
.D_IN(cache_rqFromDmaQ_clearReq_dummy2_0$D_IN),
.EN(cache_rqFromDmaQ_clearReq_dummy2_0$EN),
.Q_OUT());
// submodule cache_rqFromDmaQ_clearReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rqFromDmaQ_clearReq_dummy2_1(.CLK(CLK),
.D_IN(cache_rqFromDmaQ_clearReq_dummy2_1$D_IN),
.EN(cache_rqFromDmaQ_clearReq_dummy2_1$EN),
.Q_OUT(cache_rqFromDmaQ_clearReq_dummy2_1$Q_OUT));
// submodule cache_rqFromDmaQ_deqReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rqFromDmaQ_deqReq_dummy2_0(.CLK(CLK),
.D_IN(cache_rqFromDmaQ_deqReq_dummy2_0$D_IN),
.EN(cache_rqFromDmaQ_deqReq_dummy2_0$EN),
.Q_OUT());
// submodule cache_rqFromDmaQ_deqReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rqFromDmaQ_deqReq_dummy2_1(.CLK(CLK),
.D_IN(cache_rqFromDmaQ_deqReq_dummy2_1$D_IN),
.EN(cache_rqFromDmaQ_deqReq_dummy2_1$EN),
.Q_OUT());
// submodule cache_rqFromDmaQ_deqReq_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rqFromDmaQ_deqReq_dummy2_2(.CLK(CLK),
.D_IN(cache_rqFromDmaQ_deqReq_dummy2_2$D_IN),
.EN(cache_rqFromDmaQ_deqReq_dummy2_2$EN),
.Q_OUT(cache_rqFromDmaQ_deqReq_dummy2_2$Q_OUT));
// submodule cache_rqFromDmaQ_enqReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rqFromDmaQ_enqReq_dummy2_0(.CLK(CLK),
.D_IN(cache_rqFromDmaQ_enqReq_dummy2_0$D_IN),
.EN(cache_rqFromDmaQ_enqReq_dummy2_0$EN),
.Q_OUT());
// submodule cache_rqFromDmaQ_enqReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rqFromDmaQ_enqReq_dummy2_1(.CLK(CLK),
.D_IN(cache_rqFromDmaQ_enqReq_dummy2_1$D_IN),
.EN(cache_rqFromDmaQ_enqReq_dummy2_1$EN),
.Q_OUT());
// submodule cache_rqFromDmaQ_enqReq_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rqFromDmaQ_enqReq_dummy2_2(.CLK(CLK),
.D_IN(cache_rqFromDmaQ_enqReq_dummy2_2$D_IN),
.EN(cache_rqFromDmaQ_enqReq_dummy2_2$EN),
.Q_OUT(cache_rqFromDmaQ_enqReq_dummy2_2$Q_OUT));
// submodule cache_rsFromCQ_clearReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsFromCQ_clearReq_dummy2_0(.CLK(CLK),
.D_IN(cache_rsFromCQ_clearReq_dummy2_0$D_IN),
.EN(cache_rsFromCQ_clearReq_dummy2_0$EN),
.Q_OUT());
// submodule cache_rsFromCQ_clearReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsFromCQ_clearReq_dummy2_1(.CLK(CLK),
.D_IN(cache_rsFromCQ_clearReq_dummy2_1$D_IN),
.EN(cache_rsFromCQ_clearReq_dummy2_1$EN),
.Q_OUT(cache_rsFromCQ_clearReq_dummy2_1$Q_OUT));
// submodule cache_rsFromCQ_deqReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsFromCQ_deqReq_dummy2_0(.CLK(CLK),
.D_IN(cache_rsFromCQ_deqReq_dummy2_0$D_IN),
.EN(cache_rsFromCQ_deqReq_dummy2_0$EN),
.Q_OUT());
// submodule cache_rsFromCQ_deqReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsFromCQ_deqReq_dummy2_1(.CLK(CLK),
.D_IN(cache_rsFromCQ_deqReq_dummy2_1$D_IN),
.EN(cache_rsFromCQ_deqReq_dummy2_1$EN),
.Q_OUT());
// submodule cache_rsFromCQ_deqReq_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsFromCQ_deqReq_dummy2_2(.CLK(CLK),
.D_IN(cache_rsFromCQ_deqReq_dummy2_2$D_IN),
.EN(cache_rsFromCQ_deqReq_dummy2_2$EN),
.Q_OUT(cache_rsFromCQ_deqReq_dummy2_2$Q_OUT));
// submodule cache_rsFromCQ_enqReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsFromCQ_enqReq_dummy2_0(.CLK(CLK),
.D_IN(cache_rsFromCQ_enqReq_dummy2_0$D_IN),
.EN(cache_rsFromCQ_enqReq_dummy2_0$EN),
.Q_OUT());
// submodule cache_rsFromCQ_enqReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsFromCQ_enqReq_dummy2_1(.CLK(CLK),
.D_IN(cache_rsFromCQ_enqReq_dummy2_1$D_IN),
.EN(cache_rsFromCQ_enqReq_dummy2_1$EN),
.Q_OUT());
// submodule cache_rsFromCQ_enqReq_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsFromCQ_enqReq_dummy2_2(.CLK(CLK),
.D_IN(cache_rsFromCQ_enqReq_dummy2_2$D_IN),
.EN(cache_rsFromCQ_enqReq_dummy2_2$EN),
.Q_OUT(cache_rsFromCQ_enqReq_dummy2_2$Q_OUT));
// submodule cache_rsFromMQ_clearReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsFromMQ_clearReq_dummy2_0(.CLK(CLK),
.D_IN(cache_rsFromMQ_clearReq_dummy2_0$D_IN),
.EN(cache_rsFromMQ_clearReq_dummy2_0$EN),
.Q_OUT());
// submodule cache_rsFromMQ_clearReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsFromMQ_clearReq_dummy2_1(.CLK(CLK),
.D_IN(cache_rsFromMQ_clearReq_dummy2_1$D_IN),
.EN(cache_rsFromMQ_clearReq_dummy2_1$EN),
.Q_OUT(cache_rsFromMQ_clearReq_dummy2_1$Q_OUT));
// submodule cache_rsFromMQ_deqReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsFromMQ_deqReq_dummy2_0(.CLK(CLK),
.D_IN(cache_rsFromMQ_deqReq_dummy2_0$D_IN),
.EN(cache_rsFromMQ_deqReq_dummy2_0$EN),
.Q_OUT());
// submodule cache_rsFromMQ_deqReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsFromMQ_deqReq_dummy2_1(.CLK(CLK),
.D_IN(cache_rsFromMQ_deqReq_dummy2_1$D_IN),
.EN(cache_rsFromMQ_deqReq_dummy2_1$EN),
.Q_OUT());
// submodule cache_rsFromMQ_deqReq_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsFromMQ_deqReq_dummy2_2(.CLK(CLK),
.D_IN(cache_rsFromMQ_deqReq_dummy2_2$D_IN),
.EN(cache_rsFromMQ_deqReq_dummy2_2$EN),
.Q_OUT(cache_rsFromMQ_deqReq_dummy2_2$Q_OUT));
// submodule cache_rsFromMQ_enqReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsFromMQ_enqReq_dummy2_0(.CLK(CLK),
.D_IN(cache_rsFromMQ_enqReq_dummy2_0$D_IN),
.EN(cache_rsFromMQ_enqReq_dummy2_0$EN),
.Q_OUT());
// submodule cache_rsFromMQ_enqReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsFromMQ_enqReq_dummy2_1(.CLK(CLK),
.D_IN(cache_rsFromMQ_enqReq_dummy2_1$D_IN),
.EN(cache_rsFromMQ_enqReq_dummy2_1$EN),
.Q_OUT());
// submodule cache_rsFromMQ_enqReq_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsFromMQ_enqReq_dummy2_2(.CLK(CLK),
.D_IN(cache_rsFromMQ_enqReq_dummy2_2$D_IN),
.EN(cache_rsFromMQ_enqReq_dummy2_2$EN),
.Q_OUT(cache_rsFromMQ_enqReq_dummy2_2$Q_OUT));
// submodule cache_rsLdToDmaIndexQ
SizedFIFO #(.p1width(32'd4),
.p2depth(32'd16),
.p3cntr_width(32'd4),
.guarded(32'd1)) cache_rsLdToDmaIndexQ(.RST(RST_N),
.CLK(CLK),
.D_IN(cache_rsLdToDmaIndexQ$D_IN),
.ENQ(cache_rsLdToDmaIndexQ$ENQ),
.DEQ(cache_rsLdToDmaIndexQ$DEQ),
.CLR(cache_rsLdToDmaIndexQ$CLR),
.D_OUT(cache_rsLdToDmaIndexQ$D_OUT),
.FULL_N(cache_rsLdToDmaIndexQ$FULL_N),
.EMPTY_N(cache_rsLdToDmaIndexQ$EMPTY_N));
// submodule cache_rsLdToDmaIndexQ_mRsDeq
FIFO2 #(.width(32'd4),
.guarded(32'd1)) cache_rsLdToDmaIndexQ_mRsDeq(.RST(RST_N),
.CLK(CLK),
.D_IN(cache_rsLdToDmaIndexQ_mRsDeq$D_IN),
.ENQ(cache_rsLdToDmaIndexQ_mRsDeq$ENQ),
.DEQ(cache_rsLdToDmaIndexQ_mRsDeq$DEQ),
.CLR(cache_rsLdToDmaIndexQ_mRsDeq$CLR),
.D_OUT(cache_rsLdToDmaIndexQ_mRsDeq$D_OUT),
.FULL_N(cache_rsLdToDmaIndexQ_mRsDeq$FULL_N),
.EMPTY_N(cache_rsLdToDmaIndexQ_mRsDeq$EMPTY_N));
// submodule cache_rsLdToDmaIndexQ_pipelineResp
FIFO2 #(.width(32'd4),
.guarded(32'd1)) cache_rsLdToDmaIndexQ_pipelineResp(.RST(RST_N),
.CLK(CLK),
.D_IN(cache_rsLdToDmaIndexQ_pipelineResp$D_IN),
.ENQ(cache_rsLdToDmaIndexQ_pipelineResp$ENQ),
.DEQ(cache_rsLdToDmaIndexQ_pipelineResp$DEQ),
.CLR(cache_rsLdToDmaIndexQ_pipelineResp$CLR),
.D_OUT(cache_rsLdToDmaIndexQ_pipelineResp$D_OUT),
.FULL_N(cache_rsLdToDmaIndexQ_pipelineResp$FULL_N),
.EMPTY_N(cache_rsLdToDmaIndexQ_pipelineResp$EMPTY_N));
// submodule cache_rsLdToDmaQ_clearReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsLdToDmaQ_clearReq_dummy2_0(.CLK(CLK),
.D_IN(cache_rsLdToDmaQ_clearReq_dummy2_0$D_IN),
.EN(cache_rsLdToDmaQ_clearReq_dummy2_0$EN),
.Q_OUT());
// submodule cache_rsLdToDmaQ_clearReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsLdToDmaQ_clearReq_dummy2_1(.CLK(CLK),
.D_IN(cache_rsLdToDmaQ_clearReq_dummy2_1$D_IN),
.EN(cache_rsLdToDmaQ_clearReq_dummy2_1$EN),
.Q_OUT(cache_rsLdToDmaQ_clearReq_dummy2_1$Q_OUT));
// submodule cache_rsLdToDmaQ_deqReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsLdToDmaQ_deqReq_dummy2_0(.CLK(CLK),
.D_IN(cache_rsLdToDmaQ_deqReq_dummy2_0$D_IN),
.EN(cache_rsLdToDmaQ_deqReq_dummy2_0$EN),
.Q_OUT());
// submodule cache_rsLdToDmaQ_deqReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsLdToDmaQ_deqReq_dummy2_1(.CLK(CLK),
.D_IN(cache_rsLdToDmaQ_deqReq_dummy2_1$D_IN),
.EN(cache_rsLdToDmaQ_deqReq_dummy2_1$EN),
.Q_OUT());
// submodule cache_rsLdToDmaQ_deqReq_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsLdToDmaQ_deqReq_dummy2_2(.CLK(CLK),
.D_IN(cache_rsLdToDmaQ_deqReq_dummy2_2$D_IN),
.EN(cache_rsLdToDmaQ_deqReq_dummy2_2$EN),
.Q_OUT(cache_rsLdToDmaQ_deqReq_dummy2_2$Q_OUT));
// submodule cache_rsLdToDmaQ_enqReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsLdToDmaQ_enqReq_dummy2_0(.CLK(CLK),
.D_IN(cache_rsLdToDmaQ_enqReq_dummy2_0$D_IN),
.EN(cache_rsLdToDmaQ_enqReq_dummy2_0$EN),
.Q_OUT());
// submodule cache_rsLdToDmaQ_enqReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsLdToDmaQ_enqReq_dummy2_1(.CLK(CLK),
.D_IN(cache_rsLdToDmaQ_enqReq_dummy2_1$D_IN),
.EN(cache_rsLdToDmaQ_enqReq_dummy2_1$EN),
.Q_OUT());
// submodule cache_rsLdToDmaQ_enqReq_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsLdToDmaQ_enqReq_dummy2_2(.CLK(CLK),
.D_IN(cache_rsLdToDmaQ_enqReq_dummy2_2$D_IN),
.EN(cache_rsLdToDmaQ_enqReq_dummy2_2$EN),
.Q_OUT(cache_rsLdToDmaQ_enqReq_dummy2_2$Q_OUT));
// submodule cache_rsStToDmaIndexQ
SizedFIFO #(.p1width(32'd4),
.p2depth(32'd16),
.p3cntr_width(32'd4),
.guarded(32'd1)) cache_rsStToDmaIndexQ(.RST(RST_N),
.CLK(CLK),
.D_IN(cache_rsStToDmaIndexQ$D_IN),
.ENQ(cache_rsStToDmaIndexQ$ENQ),
.DEQ(cache_rsStToDmaIndexQ$DEQ),
.CLR(cache_rsStToDmaIndexQ$CLR),
.D_OUT(cache_rsStToDmaIndexQ$D_OUT),
.FULL_N(cache_rsStToDmaIndexQ$FULL_N),
.EMPTY_N(cache_rsStToDmaIndexQ$EMPTY_N));
// submodule cache_rsStToDmaIndexQ_pipelineResp
FIFO2 #(.width(32'd4),
.guarded(32'd1)) cache_rsStToDmaIndexQ_pipelineResp(.RST(RST_N),
.CLK(CLK),
.D_IN(cache_rsStToDmaIndexQ_pipelineResp$D_IN),
.ENQ(cache_rsStToDmaIndexQ_pipelineResp$ENQ),
.DEQ(cache_rsStToDmaIndexQ_pipelineResp$DEQ),
.CLR(cache_rsStToDmaIndexQ_pipelineResp$CLR),
.D_OUT(cache_rsStToDmaIndexQ_pipelineResp$D_OUT),
.FULL_N(cache_rsStToDmaIndexQ_pipelineResp$FULL_N),
.EMPTY_N(cache_rsStToDmaIndexQ_pipelineResp$EMPTY_N));
// submodule cache_rsStToDmaIndexQ_sendToM
FIFO2 #(.width(32'd4),
.guarded(32'd1)) cache_rsStToDmaIndexQ_sendToM(.RST(RST_N),
.CLK(CLK),
.D_IN(cache_rsStToDmaIndexQ_sendToM$D_IN),
.ENQ(cache_rsStToDmaIndexQ_sendToM$ENQ),
.DEQ(cache_rsStToDmaIndexQ_sendToM$DEQ),
.CLR(cache_rsStToDmaIndexQ_sendToM$CLR),
.D_OUT(cache_rsStToDmaIndexQ_sendToM$D_OUT),
.FULL_N(cache_rsStToDmaIndexQ_sendToM$FULL_N),
.EMPTY_N(cache_rsStToDmaIndexQ_sendToM$EMPTY_N));
// submodule cache_rsStToDmaQ_clearReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsStToDmaQ_clearReq_dummy2_0(.CLK(CLK),
.D_IN(cache_rsStToDmaQ_clearReq_dummy2_0$D_IN),
.EN(cache_rsStToDmaQ_clearReq_dummy2_0$EN),
.Q_OUT());
// submodule cache_rsStToDmaQ_clearReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsStToDmaQ_clearReq_dummy2_1(.CLK(CLK),
.D_IN(cache_rsStToDmaQ_clearReq_dummy2_1$D_IN),
.EN(cache_rsStToDmaQ_clearReq_dummy2_1$EN),
.Q_OUT(cache_rsStToDmaQ_clearReq_dummy2_1$Q_OUT));
// submodule cache_rsStToDmaQ_deqReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsStToDmaQ_deqReq_dummy2_0(.CLK(CLK),
.D_IN(cache_rsStToDmaQ_deqReq_dummy2_0$D_IN),
.EN(cache_rsStToDmaQ_deqReq_dummy2_0$EN),
.Q_OUT());
// submodule cache_rsStToDmaQ_deqReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsStToDmaQ_deqReq_dummy2_1(.CLK(CLK),
.D_IN(cache_rsStToDmaQ_deqReq_dummy2_1$D_IN),
.EN(cache_rsStToDmaQ_deqReq_dummy2_1$EN),
.Q_OUT());
// submodule cache_rsStToDmaQ_deqReq_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsStToDmaQ_deqReq_dummy2_2(.CLK(CLK),
.D_IN(cache_rsStToDmaQ_deqReq_dummy2_2$D_IN),
.EN(cache_rsStToDmaQ_deqReq_dummy2_2$EN),
.Q_OUT(cache_rsStToDmaQ_deqReq_dummy2_2$Q_OUT));
// submodule cache_rsStToDmaQ_enqReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsStToDmaQ_enqReq_dummy2_0(.CLK(CLK),
.D_IN(cache_rsStToDmaQ_enqReq_dummy2_0$D_IN),
.EN(cache_rsStToDmaQ_enqReq_dummy2_0$EN),
.Q_OUT());
// submodule cache_rsStToDmaQ_enqReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsStToDmaQ_enqReq_dummy2_1(.CLK(CLK),
.D_IN(cache_rsStToDmaQ_enqReq_dummy2_1$D_IN),
.EN(cache_rsStToDmaQ_enqReq_dummy2_1$EN),
.Q_OUT());
// submodule cache_rsStToDmaQ_enqReq_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsStToDmaQ_enqReq_dummy2_2(.CLK(CLK),
.D_IN(cache_rsStToDmaQ_enqReq_dummy2_2$D_IN),
.EN(cache_rsStToDmaQ_enqReq_dummy2_2$EN),
.Q_OUT(cache_rsStToDmaQ_enqReq_dummy2_2$Q_OUT));
// submodule cache_rsToCIndexQ_clearReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsToCIndexQ_clearReq_dummy2_0(.CLK(CLK),
.D_IN(cache_rsToCIndexQ_clearReq_dummy2_0$D_IN),
.EN(cache_rsToCIndexQ_clearReq_dummy2_0$EN),
.Q_OUT());
// submodule cache_rsToCIndexQ_clearReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsToCIndexQ_clearReq_dummy2_1(.CLK(CLK),
.D_IN(cache_rsToCIndexQ_clearReq_dummy2_1$D_IN),
.EN(cache_rsToCIndexQ_clearReq_dummy2_1$EN),
.Q_OUT(cache_rsToCIndexQ_clearReq_dummy2_1$Q_OUT));
// submodule cache_rsToCIndexQ_deqReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsToCIndexQ_deqReq_dummy2_0(.CLK(CLK),
.D_IN(cache_rsToCIndexQ_deqReq_dummy2_0$D_IN),
.EN(cache_rsToCIndexQ_deqReq_dummy2_0$EN),
.Q_OUT());
// submodule cache_rsToCIndexQ_deqReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsToCIndexQ_deqReq_dummy2_1(.CLK(CLK),
.D_IN(cache_rsToCIndexQ_deqReq_dummy2_1$D_IN),
.EN(cache_rsToCIndexQ_deqReq_dummy2_1$EN),
.Q_OUT());
// submodule cache_rsToCIndexQ_deqReq_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsToCIndexQ_deqReq_dummy2_2(.CLK(CLK),
.D_IN(cache_rsToCIndexQ_deqReq_dummy2_2$D_IN),
.EN(cache_rsToCIndexQ_deqReq_dummy2_2$EN),
.Q_OUT(cache_rsToCIndexQ_deqReq_dummy2_2$Q_OUT));
// submodule cache_rsToCIndexQ_enqReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsToCIndexQ_enqReq_dummy2_0(.CLK(CLK),
.D_IN(cache_rsToCIndexQ_enqReq_dummy2_0$D_IN),
.EN(cache_rsToCIndexQ_enqReq_dummy2_0$EN),
.Q_OUT());
// submodule cache_rsToCIndexQ_enqReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsToCIndexQ_enqReq_dummy2_1(.CLK(CLK),
.D_IN(cache_rsToCIndexQ_enqReq_dummy2_1$D_IN),
.EN(cache_rsToCIndexQ_enqReq_dummy2_1$EN),
.Q_OUT());
// submodule cache_rsToCIndexQ_enqReq_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) cache_rsToCIndexQ_enqReq_dummy2_2(.CLK(CLK),
.D_IN(cache_rsToCIndexQ_enqReq_dummy2_2$D_IN),
.EN(cache_rsToCIndexQ_enqReq_dummy2_2$EN),
.Q_OUT(cache_rsToCIndexQ_enqReq_dummy2_2$Q_OUT));
// submodule cache_toCQ_clearReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) cache_toCQ_clearReq_dummy2_0(.CLK(CLK),
.D_IN(cache_toCQ_clearReq_dummy2_0$D_IN),
.EN(cache_toCQ_clearReq_dummy2_0$EN),
.Q_OUT());
// submodule cache_toCQ_clearReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) cache_toCQ_clearReq_dummy2_1(.CLK(CLK),
.D_IN(cache_toCQ_clearReq_dummy2_1$D_IN),
.EN(cache_toCQ_clearReq_dummy2_1$EN),
.Q_OUT(cache_toCQ_clearReq_dummy2_1$Q_OUT));
// submodule cache_toCQ_deqReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) cache_toCQ_deqReq_dummy2_0(.CLK(CLK),
.D_IN(cache_toCQ_deqReq_dummy2_0$D_IN),
.EN(cache_toCQ_deqReq_dummy2_0$EN),
.Q_OUT());
// submodule cache_toCQ_deqReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) cache_toCQ_deqReq_dummy2_1(.CLK(CLK),
.D_IN(cache_toCQ_deqReq_dummy2_1$D_IN),
.EN(cache_toCQ_deqReq_dummy2_1$EN),
.Q_OUT());
// submodule cache_toCQ_deqReq_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) cache_toCQ_deqReq_dummy2_2(.CLK(CLK),
.D_IN(cache_toCQ_deqReq_dummy2_2$D_IN),
.EN(cache_toCQ_deqReq_dummy2_2$EN),
.Q_OUT(cache_toCQ_deqReq_dummy2_2$Q_OUT));
// submodule cache_toCQ_enqReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) cache_toCQ_enqReq_dummy2_0(.CLK(CLK),
.D_IN(cache_toCQ_enqReq_dummy2_0$D_IN),
.EN(cache_toCQ_enqReq_dummy2_0$EN),
.Q_OUT());
// submodule cache_toCQ_enqReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) cache_toCQ_enqReq_dummy2_1(.CLK(CLK),
.D_IN(cache_toCQ_enqReq_dummy2_1$D_IN),
.EN(cache_toCQ_enqReq_dummy2_1$EN),
.Q_OUT());
// submodule cache_toCQ_enqReq_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) cache_toCQ_enqReq_dummy2_2(.CLK(CLK),
.D_IN(cache_toCQ_enqReq_dummy2_2$D_IN),
.EN(cache_toCQ_enqReq_dummy2_2$EN),
.Q_OUT(cache_toCQ_enqReq_dummy2_2$Q_OUT));
// submodule cache_toMInfoQ
SizedFIFO #(.p1width(32'd6),
.p2depth(32'd16),
.p3cntr_width(32'd4),
.guarded(32'd1)) cache_toMInfoQ(.RST(RST_N),
.CLK(CLK),
.D_IN(cache_toMInfoQ$D_IN),
.ENQ(cache_toMInfoQ$ENQ),
.DEQ(cache_toMInfoQ$DEQ),
.CLR(cache_toMInfoQ$CLR),
.D_OUT(cache_toMInfoQ$D_OUT),
.FULL_N(cache_toMInfoQ$FULL_N),
.EMPTY_N(cache_toMInfoQ$EMPTY_N));
// submodule cache_toMQ_clearReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) cache_toMQ_clearReq_dummy2_0(.CLK(CLK),
.D_IN(cache_toMQ_clearReq_dummy2_0$D_IN),
.EN(cache_toMQ_clearReq_dummy2_0$EN),
.Q_OUT());
// submodule cache_toMQ_clearReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) cache_toMQ_clearReq_dummy2_1(.CLK(CLK),
.D_IN(cache_toMQ_clearReq_dummy2_1$D_IN),
.EN(cache_toMQ_clearReq_dummy2_1$EN),
.Q_OUT(cache_toMQ_clearReq_dummy2_1$Q_OUT));
// submodule cache_toMQ_deqReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) cache_toMQ_deqReq_dummy2_0(.CLK(CLK),
.D_IN(cache_toMQ_deqReq_dummy2_0$D_IN),
.EN(cache_toMQ_deqReq_dummy2_0$EN),
.Q_OUT());
// submodule cache_toMQ_deqReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) cache_toMQ_deqReq_dummy2_1(.CLK(CLK),
.D_IN(cache_toMQ_deqReq_dummy2_1$D_IN),
.EN(cache_toMQ_deqReq_dummy2_1$EN),
.Q_OUT());
// submodule cache_toMQ_deqReq_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) cache_toMQ_deqReq_dummy2_2(.CLK(CLK),
.D_IN(cache_toMQ_deqReq_dummy2_2$D_IN),
.EN(cache_toMQ_deqReq_dummy2_2$EN),
.Q_OUT(cache_toMQ_deqReq_dummy2_2$Q_OUT));
// submodule cache_toMQ_enqReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) cache_toMQ_enqReq_dummy2_0(.CLK(CLK),
.D_IN(cache_toMQ_enqReq_dummy2_0$D_IN),
.EN(cache_toMQ_enqReq_dummy2_0$EN),
.Q_OUT());
// submodule cache_toMQ_enqReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) cache_toMQ_enqReq_dummy2_1(.CLK(CLK),
.D_IN(cache_toMQ_enqReq_dummy2_1$D_IN),
.EN(cache_toMQ_enqReq_dummy2_1$EN),
.Q_OUT());
// submodule cache_toMQ_enqReq_dummy2_2
RevertReg #(.width(32'd1),
.init(1'd1)) cache_toMQ_enqReq_dummy2_2(.CLK(CLK),
.D_IN(cache_toMQ_enqReq_dummy2_2$D_IN),
.EN(cache_toMQ_enqReq_dummy2_2$EN),
.Q_OUT(cache_toMQ_enqReq_dummy2_2$Q_OUT));
// submodule perfReqQ_clearReq_dummy2_0
RevertReg #(.width(32'd1),
.init(1'd1)) perfReqQ_clearReq_dummy2_0(.CLK(CLK),
.D_IN(perfReqQ_clearReq_dummy2_0$D_IN),
.EN(perfReqQ_clearReq_dummy2_0$EN),
.Q_OUT());
// submodule perfReqQ_clearReq_dummy2_1
RevertReg #(.width(32'd1),
.init(1'd1)) perfReqQ_clearReq_dummy2_1(.CLK(CLK),
.D_IN(perfReqQ_clearReq_dummy2_1$D_IN),
.EN(perfReqQ_clearReq_dummy2_1$EN),
.Q_OUT(perfReqQ_clearReq_dummy2_1$Q_OUT));
// submodule perfReqQ_deqReq_dummy2_0
RevertReg #(.width(32'd1), .init(1'd1)) perfReqQ_deqReq_dummy2_0(.CLK(CLK),
.D_IN(perfReqQ_deqReq_dummy2_0$D_IN),
.EN(perfReqQ_deqReq_dummy2_0$EN),
.Q_OUT());
// submodule perfReqQ_deqReq_dummy2_1
RevertReg #(.width(32'd1), .init(1'd1)) perfReqQ_deqReq_dummy2_1(.CLK(CLK),
.D_IN(perfReqQ_deqReq_dummy2_1$D_IN),
.EN(perfReqQ_deqReq_dummy2_1$EN),
.Q_OUT());
// submodule perfReqQ_deqReq_dummy2_2
RevertReg #(.width(32'd1), .init(1'd1)) perfReqQ_deqReq_dummy2_2(.CLK(CLK),
.D_IN(perfReqQ_deqReq_dummy2_2$D_IN),
.EN(perfReqQ_deqReq_dummy2_2$EN),
.Q_OUT(perfReqQ_deqReq_dummy2_2$Q_OUT));
// submodule perfReqQ_enqReq_dummy2_0
RevertReg #(.width(32'd1), .init(1'd1)) perfReqQ_enqReq_dummy2_0(.CLK(CLK),
.D_IN(perfReqQ_enqReq_dummy2_0$D_IN),
.EN(perfReqQ_enqReq_dummy2_0$EN),
.Q_OUT());
// submodule perfReqQ_enqReq_dummy2_1
RevertReg #(.width(32'd1), .init(1'd1)) perfReqQ_enqReq_dummy2_1(.CLK(CLK),
.D_IN(perfReqQ_enqReq_dummy2_1$D_IN),
.EN(perfReqQ_enqReq_dummy2_1$EN),
.Q_OUT());
// submodule perfReqQ_enqReq_dummy2_2
RevertReg #(.width(32'd1), .init(1'd1)) perfReqQ_enqReq_dummy2_2(.CLK(CLK),
.D_IN(perfReqQ_enqReq_dummy2_2$D_IN),
.EN(perfReqQ_enqReq_dummy2_2$EN),
.Q_OUT(perfReqQ_enqReq_dummy2_2$Q_OUT));
// rule RL_cache_mergeRsLdToDmaIndexQ_mRsDeq
assign CAN_FIRE_RL_cache_mergeRsLdToDmaIndexQ_mRsDeq =
cache_rsLdToDmaIndexQ_mRsDeq$EMPTY_N &&
cache_rsLdToDmaIndexQ$FULL_N ;
assign WILL_FIRE_RL_cache_mergeRsLdToDmaIndexQ_mRsDeq =
CAN_FIRE_RL_cache_mergeRsLdToDmaIndexQ_mRsDeq &&
!WILL_FIRE_RL_cache_mergeRsLdToDmaIndexQ_pipelineResp ;
// rule RL_cache_mergeRsLdToDmaIndexQ_pipelineResp
assign CAN_FIRE_RL_cache_mergeRsLdToDmaIndexQ_pipelineResp =
cache_rsLdToDmaIndexQ$FULL_N &&
cache_rsLdToDmaIndexQ_pipelineResp$EMPTY_N ;
assign WILL_FIRE_RL_cache_mergeRsLdToDmaIndexQ_pipelineResp =
CAN_FIRE_RL_cache_mergeRsLdToDmaIndexQ_pipelineResp ;
// rule RL_cache_mergeRsStToDmaIndexQ_sendToM
assign CAN_FIRE_RL_cache_mergeRsStToDmaIndexQ_sendToM =
cache_rsStToDmaIndexQ_sendToM$EMPTY_N &&
cache_rsStToDmaIndexQ$FULL_N ;
assign WILL_FIRE_RL_cache_mergeRsStToDmaIndexQ_sendToM =
CAN_FIRE_RL_cache_mergeRsStToDmaIndexQ_sendToM &&
!WILL_FIRE_RL_cache_mergeRsStToDmaIndexQ_pipelineResp ;
// rule RL_cache_mergeRsStToDmaIndexQ_pipelineResp
assign CAN_FIRE_RL_cache_mergeRsStToDmaIndexQ_pipelineResp =
cache_rsStToDmaIndexQ$FULL_N &&
cache_rsStToDmaIndexQ_pipelineResp$EMPTY_N ;
assign WILL_FIRE_RL_cache_mergeRsStToDmaIndexQ_pipelineResp =
CAN_FIRE_RL_cache_mergeRsStToDmaIndexQ_pipelineResp ;
// rule RL_cache_sendToM
assign CAN_FIRE_RL_cache_sendToM =
cache_toMInfoQ$EMPTY_N &&
CASE_cache_toMInfoQD_OUT_BITS_1_TO_0_0_NOT_ca_ETC__q272 ;
assign WILL_FIRE_RL_cache_sendToM = CAN_FIRE_RL_cache_sendToM ;
// rule RL_cache_sendRsToC
assign CAN_FIRE_RL_cache_sendRsToC =
!cache_toCQ_full && !cache_rsToCIndexQ_empty &&
cache_cRqMshr$RDY_sendRsToDmaC_releaseEntry ;
assign WILL_FIRE_RL_cache_sendRsToC =
CAN_FIRE_RL_cache_sendRsToC &&
!WILL_FIRE_RL_cache_sendRsStToDma &&
!WILL_FIRE_RL_cache_sendRsLdToDma ;
// rule RL_cache_sendRqToC
assign CAN_FIRE_RL_cache_sendRqToC =
!cache_toCQ_full &&
cache_cRqMshr$sendRqToC_searchNeedRqChild[4] &&
(!cache_pipeline$notEmpty || cache_pipeline$RDY_unguard_first) &&
NOT_cache_pipeline_notEmpty__455_456_OR_IF_cac_ETC___d2477 &&
cache_rsToCIndexQ_empty ;
assign WILL_FIRE_RL_cache_sendRqToC = CAN_FIRE_RL_cache_sendRqToC ;
// rule RL_cache_sendRsLdToDma
assign CAN_FIRE_RL_cache_sendRsLdToDma =
!cache_rsLdToDmaQ_full &&
cache_cRqMshr$RDY_sendRsToDmaC_releaseEntry &&
cache_rsLdToDmaIndexQ$EMPTY_N ;
assign WILL_FIRE_RL_cache_sendRsLdToDma = CAN_FIRE_RL_cache_sendRsLdToDma ;
// rule RL_cache_mRsDeq_nonRefill
assign CAN_FIRE_RL_cache_mRsDeq_nonRefill =
!cache_rsFromMQ_empty && cache_rsLdToDmaIndexQ_mRsDeq$FULL_N &&
CASE_cache_rsFromMQ_deqP_0_NOT_cache_rsFromMQ__ETC__q271 ;
assign WILL_FIRE_RL_cache_mRsDeq_nonRefill =
CAN_FIRE_RL_cache_mRsDeq_nonRefill ;
// rule RL_cache_sendRsStToDma
assign CAN_FIRE_RL_cache_sendRsStToDma =
!cache_rsStToDmaQ_full &&
cache_cRqMshr$RDY_sendRsToDmaC_releaseEntry &&
cache_rsStToDmaIndexQ$EMPTY_N ;
assign WILL_FIRE_RL_cache_sendRsStToDma =
CAN_FIRE_RL_cache_sendRsStToDma &&
!WILL_FIRE_RL_cache_sendRsLdToDma ;
// rule RL_cache_pipelineResp_cRq
assign CAN_FIRE_RL_cache_pipelineResp_cRq =
cache_pipeline$RDY_first && cache_pipeline$RDY_deqWrite &&
IF_cache_pipeline_first__533_BIT_517_534_THEN__ETC___d2608 &&
cache_pipeline$first[582:581] == 2'd0 ;
assign WILL_FIRE_RL_cache_pipelineResp_cRq =
CAN_FIRE_RL_cache_pipelineResp_cRq ;
// rule RL_cache_pipelineResp_mRs
assign CAN_FIRE_RL_cache_pipelineResp_mRs =
!cache_rsToCIndexQ_full && cache_pipeline$RDY_first &&
cache_pipeline$RDY_deqWrite &&
cache_pipeline$first[582:581] != 2'd0 &&
cache_pipeline$first[582:581] != 2'd1 ;
assign WILL_FIRE_RL_cache_pipelineResp_mRs =
CAN_FIRE_RL_cache_pipelineResp_mRs ;
// rule RL_cache_pipelineResp_cRs
assign CAN_FIRE_RL_cache_pipelineResp_cRs =
cache_pipeline$RDY_first &&
cache_pipeline_RDY_deqWrite__532_AND_NOT_cache_ETC___d3195 &&
cache_pipeline$first[582:581] == 2'd1 ;
assign WILL_FIRE_RL_cache_pipelineResp_cRs =
CAN_FIRE_RL_cache_pipelineResp_cRs ;
// rule RL_cache_cRqTransfer_retry
assign CAN_FIRE_RL_cache_cRqTransfer_retry =
!cache_cRqRetryIndexQ_empty && cache_pipeline$RDY_send ;
assign WILL_FIRE_RL_cache_cRqTransfer_retry =
CAN_FIRE_RL_cache_cRqTransfer_retry &&
!WILL_FIRE_RL_cache_cRsTransfer &&
!WILL_FIRE_RL_cache_mRsTransfer ;
// rule RL_cache_cRqTransfer_new_child
assign CAN_FIRE_RL_cache_cRqTransfer_new_child =
!cache_rqFromCQ_empty && cache_pipeline$RDY_send &&
cache_cRqMshr$RDY_transfer_getEmptyEntryInit &&
cache_cRqRetryIndexQ_empty &&
(!cache_priorNewCRqSrc || cache_rqFromDmaQ_empty) ;
assign WILL_FIRE_RL_cache_cRqTransfer_new_child =
CAN_FIRE_RL_cache_cRqTransfer_new_child &&
!WILL_FIRE_RL_cache_cRsTransfer &&
!WILL_FIRE_RL_cache_mRsTransfer ;
// rule RL_cache_cRqTransfer_new_dma
assign CAN_FIRE_RL_cache_cRqTransfer_new_dma =
!cache_rqFromDmaQ_empty && cache_pipeline$RDY_send &&
cache_cRqMshr$RDY_transfer_getEmptyEntryInit &&
cache_cRqRetryIndexQ_empty &&
(cache_priorNewCRqSrc || cache_rqFromCQ_empty) ;
assign WILL_FIRE_RL_cache_cRqTransfer_new_dma =
CAN_FIRE_RL_cache_cRqTransfer_new_dma &&
!WILL_FIRE_RL_cache_cRsTransfer &&
!WILL_FIRE_RL_cache_mRsTransfer ;
// rule RL_cache_cRsTransfer
assign CAN_FIRE_RL_cache_cRsTransfer =
!cache_rsFromCQ_empty && cache_pipeline$RDY_send ;
assign WILL_FIRE_RL_cache_cRsTransfer =
CAN_FIRE_RL_cache_cRsTransfer &&
!WILL_FIRE_RL_cache_mRsTransfer ;
// rule RL_cache_mRsTransfer
assign CAN_FIRE_RL_cache_mRsTransfer =
!cache_rsFromMQ_empty && cache_pipeline$RDY_send &&
CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q270 ;
assign WILL_FIRE_RL_cache_mRsTransfer = CAN_FIRE_RL_cache_mRsTransfer ;
// rule RL_cache_rqFromCQ_canonicalize
assign CAN_FIRE_RL_cache_rqFromCQ_canonicalize = 1'd1 ;
assign WILL_FIRE_RL_cache_rqFromCQ_canonicalize = 1'd1 ;
// rule RL_cache_rqFromCQ_enqReq_canon
assign CAN_FIRE_RL_cache_rqFromCQ_enqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_cache_rqFromCQ_enqReq_canon = 1'd1 ;
// rule RL_cache_rqFromCQ_deqReq_canon
assign CAN_FIRE_RL_cache_rqFromCQ_deqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_cache_rqFromCQ_deqReq_canon = 1'd1 ;
// rule RL_cache_rqFromCQ_clearReq_canon
assign CAN_FIRE_RL_cache_rqFromCQ_clearReq_canon = 1'd1 ;
assign WILL_FIRE_RL_cache_rqFromCQ_clearReq_canon = 1'd1 ;
// rule RL_cache_rsFromCQ_canonicalize
assign CAN_FIRE_RL_cache_rsFromCQ_canonicalize = 1'd1 ;
assign WILL_FIRE_RL_cache_rsFromCQ_canonicalize = 1'd1 ;
// rule RL_cache_rsFromCQ_enqReq_canon
assign CAN_FIRE_RL_cache_rsFromCQ_enqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_cache_rsFromCQ_enqReq_canon = 1'd1 ;
// rule RL_cache_rsFromCQ_deqReq_canon
assign CAN_FIRE_RL_cache_rsFromCQ_deqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_cache_rsFromCQ_deqReq_canon = 1'd1 ;
// rule RL_cache_rsFromCQ_clearReq_canon
assign CAN_FIRE_RL_cache_rsFromCQ_clearReq_canon = 1'd1 ;
assign WILL_FIRE_RL_cache_rsFromCQ_clearReq_canon = 1'd1 ;
// rule RL_cache_toCQ_canonicalize
assign CAN_FIRE_RL_cache_toCQ_canonicalize = 1'd1 ;
assign WILL_FIRE_RL_cache_toCQ_canonicalize = 1'd1 ;
// rule RL_cache_toCQ_enqReq_canon
assign CAN_FIRE_RL_cache_toCQ_enqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_cache_toCQ_enqReq_canon = 1'd1 ;
// rule RL_cache_toCQ_deqReq_canon
assign CAN_FIRE_RL_cache_toCQ_deqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_cache_toCQ_deqReq_canon = 1'd1 ;
// rule RL_cache_toCQ_clearReq_canon
assign CAN_FIRE_RL_cache_toCQ_clearReq_canon = 1'd1 ;
assign WILL_FIRE_RL_cache_toCQ_clearReq_canon = 1'd1 ;
// rule RL_cache_rqFromDmaQ_canonicalize
assign CAN_FIRE_RL_cache_rqFromDmaQ_canonicalize = 1'd1 ;
assign WILL_FIRE_RL_cache_rqFromDmaQ_canonicalize = 1'd1 ;
// rule RL_cache_rqFromDmaQ_enqReq_canon
assign CAN_FIRE_RL_cache_rqFromDmaQ_enqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_cache_rqFromDmaQ_enqReq_canon = 1'd1 ;
// rule RL_cache_rqFromDmaQ_deqReq_canon
assign CAN_FIRE_RL_cache_rqFromDmaQ_deqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_cache_rqFromDmaQ_deqReq_canon = 1'd1 ;
// rule RL_cache_rqFromDmaQ_clearReq_canon
assign CAN_FIRE_RL_cache_rqFromDmaQ_clearReq_canon = 1'd1 ;
assign WILL_FIRE_RL_cache_rqFromDmaQ_clearReq_canon = 1'd1 ;
// rule RL_cache_rsLdToDmaQ_canonicalize
assign CAN_FIRE_RL_cache_rsLdToDmaQ_canonicalize = 1'd1 ;
assign WILL_FIRE_RL_cache_rsLdToDmaQ_canonicalize = 1'd1 ;
// rule RL_cache_rsLdToDmaQ_enqReq_canon
assign CAN_FIRE_RL_cache_rsLdToDmaQ_enqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_cache_rsLdToDmaQ_enqReq_canon = 1'd1 ;
// rule RL_cache_rsLdToDmaQ_deqReq_canon
assign CAN_FIRE_RL_cache_rsLdToDmaQ_deqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_cache_rsLdToDmaQ_deqReq_canon = 1'd1 ;
// rule RL_cache_rsLdToDmaQ_clearReq_canon
assign CAN_FIRE_RL_cache_rsLdToDmaQ_clearReq_canon = 1'd1 ;
assign WILL_FIRE_RL_cache_rsLdToDmaQ_clearReq_canon = 1'd1 ;
// rule RL_cache_rsStToDmaQ_canonicalize
assign CAN_FIRE_RL_cache_rsStToDmaQ_canonicalize = 1'd1 ;
assign WILL_FIRE_RL_cache_rsStToDmaQ_canonicalize = 1'd1 ;
// rule RL_cache_rsStToDmaQ_enqReq_canon
assign CAN_FIRE_RL_cache_rsStToDmaQ_enqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_cache_rsStToDmaQ_enqReq_canon = 1'd1 ;
// rule RL_cache_rsStToDmaQ_deqReq_canon
assign CAN_FIRE_RL_cache_rsStToDmaQ_deqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_cache_rsStToDmaQ_deqReq_canon = 1'd1 ;
// rule RL_cache_rsStToDmaQ_clearReq_canon
assign CAN_FIRE_RL_cache_rsStToDmaQ_clearReq_canon = 1'd1 ;
assign WILL_FIRE_RL_cache_rsStToDmaQ_clearReq_canon = 1'd1 ;
// rule RL_cache_toMQ_canonicalize
assign CAN_FIRE_RL_cache_toMQ_canonicalize = 1'd1 ;
assign WILL_FIRE_RL_cache_toMQ_canonicalize = 1'd1 ;
// rule RL_cache_toMQ_enqReq_canon
assign CAN_FIRE_RL_cache_toMQ_enqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_cache_toMQ_enqReq_canon = 1'd1 ;
// rule RL_cache_toMQ_deqReq_canon
assign CAN_FIRE_RL_cache_toMQ_deqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_cache_toMQ_deqReq_canon = 1'd1 ;
// rule RL_cache_toMQ_clearReq_canon
assign CAN_FIRE_RL_cache_toMQ_clearReq_canon = 1'd1 ;
assign WILL_FIRE_RL_cache_toMQ_clearReq_canon = 1'd1 ;
// rule RL_cache_rsFromMQ_canonicalize
assign CAN_FIRE_RL_cache_rsFromMQ_canonicalize = 1'd1 ;
assign WILL_FIRE_RL_cache_rsFromMQ_canonicalize = 1'd1 ;
// rule RL_cache_rsFromMQ_enqReq_canon
assign CAN_FIRE_RL_cache_rsFromMQ_enqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_cache_rsFromMQ_enqReq_canon = 1'd1 ;
// rule RL_cache_rsFromMQ_deqReq_canon
assign CAN_FIRE_RL_cache_rsFromMQ_deqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_cache_rsFromMQ_deqReq_canon = 1'd1 ;
// rule RL_cache_rsFromMQ_clearReq_canon
assign CAN_FIRE_RL_cache_rsFromMQ_clearReq_canon = 1'd1 ;
assign WILL_FIRE_RL_cache_rsFromMQ_clearReq_canon = 1'd1 ;
// rule RL_cache_cRqRetryIndexQ_canonicalize
assign CAN_FIRE_RL_cache_cRqRetryIndexQ_canonicalize = 1'd1 ;
assign WILL_FIRE_RL_cache_cRqRetryIndexQ_canonicalize = 1'd1 ;
// rule RL_cache_cRqRetryIndexQ_enqReq_canon
assign CAN_FIRE_RL_cache_cRqRetryIndexQ_enqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_cache_cRqRetryIndexQ_enqReq_canon = 1'd1 ;
// rule RL_cache_cRqRetryIndexQ_deqReq_canon
assign CAN_FIRE_RL_cache_cRqRetryIndexQ_deqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_cache_cRqRetryIndexQ_deqReq_canon = 1'd1 ;
// rule RL_cache_cRqRetryIndexQ_clearReq_canon
assign CAN_FIRE_RL_cache_cRqRetryIndexQ_clearReq_canon = 1'd1 ;
assign WILL_FIRE_RL_cache_cRqRetryIndexQ_clearReq_canon = 1'd1 ;
// rule RL_cache_rsToCIndexQ_canonicalize
assign CAN_FIRE_RL_cache_rsToCIndexQ_canonicalize = 1'd1 ;
assign WILL_FIRE_RL_cache_rsToCIndexQ_canonicalize = 1'd1 ;
// rule RL_cache_rsToCIndexQ_enqReq_canon
assign CAN_FIRE_RL_cache_rsToCIndexQ_enqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_cache_rsToCIndexQ_enqReq_canon = 1'd1 ;
// rule RL_cache_rsToCIndexQ_deqReq_canon
assign CAN_FIRE_RL_cache_rsToCIndexQ_deqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_cache_rsToCIndexQ_deqReq_canon = 1'd1 ;
// rule RL_cache_rsToCIndexQ_clearReq_canon
assign CAN_FIRE_RL_cache_rsToCIndexQ_clearReq_canon = 1'd1 ;
assign WILL_FIRE_RL_cache_rsToCIndexQ_clearReq_canon = 1'd1 ;
// rule RL_perfReqQ_canonicalize
assign CAN_FIRE_RL_perfReqQ_canonicalize = 1'd1 ;
assign WILL_FIRE_RL_perfReqQ_canonicalize = 1'd1 ;
// rule RL_perfReqQ_enqReq_canon
assign CAN_FIRE_RL_perfReqQ_enqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_perfReqQ_enqReq_canon = 1'd1 ;
// rule RL_perfReqQ_deqReq_canon
assign CAN_FIRE_RL_perfReqQ_deqReq_canon = 1'd1 ;
assign WILL_FIRE_RL_perfReqQ_deqReq_canon = 1'd1 ;
// rule RL_perfReqQ_clearReq_canon
assign CAN_FIRE_RL_perfReqQ_clearReq_canon = 1'd1 ;
assign WILL_FIRE_RL_perfReqQ_clearReq_canon = 1'd1 ;
// inputs to muxes for submodule ports
assign MUX_cache_cRqMshr$pipelineResp_setData_1__SEL_1 =
WILL_FIRE_RL_cache_pipelineResp_cRq &&
cache_pipeline_first__533_BIT_517_534_AND_cach_ETC___d3042 ;
assign MUX_cache_cRqMshr$pipelineResp_setData_1__SEL_2 =
WILL_FIRE_RL_cache_pipelineResp_cRs &&
cache_pipeline$first[517] &&
cache_pipeline_first__533_BIT_512_142_AND_IF_S_ETC___d3424 ;
assign MUX_cache_cRqMshr$pipelineResp_setStateSlot_1__SEL_1 =
WILL_FIRE_RL_cache_pipelineResp_cRs &&
cache_pipeline$first[517] ;
assign MUX_cache_cRqRetryIndexQ_enqReq_dummy2_0$write_1__SEL_1 =
WILL_FIRE_RL_cache_pipelineResp_cRq &&
NOT_cache_pipeline_first__533_BIT_517_534_031__ETC___d3119 ;
assign MUX_cache_cRqRetryIndexQ_enqReq_dummy2_0$write_1__SEL_2 =
WILL_FIRE_RL_cache_pipelineResp_cRs &&
cache_pipeline$first[517] &&
cache_pipeline_first__533_BIT_512_142_AND_IF_S_ETC___d3430 ;
assign MUX_cache_rsLdToDmaIndexQ_pipelineResp$enq_1__SEL_1 =
WILL_FIRE_RL_cache_pipelineResp_cRq &&
(cache_pipeline$first[517] &&
cache_pipeline_first__533_BITS_516_TO_513_535__ETC___d2537 &&
cache_cRqMshr$pipelineResp_getRq[5] &&
cache_pipeline_first__533_BITS_519_TO_518_545__ETC___d2549 &&
cache_pipeline_first__533_BITS_521_TO_520_551__ETC___d2552 &&
cache_cRqMshr$pipelineResp_getRq[73:72] != 2'd3 ||
NOT_cache_pipeline_first__533_BIT_517_534_031__ETC___d3075) ;
assign MUX_cache_rsStToDmaIndexQ_pipelineResp$enq_1__SEL_1 =
WILL_FIRE_RL_cache_pipelineResp_cRq &&
(cache_pipeline$first[517] &&
cache_pipeline_first__533_BITS_516_TO_513_535__ETC___d2537 &&
cache_cRqMshr$pipelineResp_getRq[5] &&
cache_pipeline_first__533_BITS_519_TO_518_545__ETC___d2549 &&
cache_pipeline_first__533_BITS_521_TO_520_551__ETC___d2552 &&
cache_cRqMshr$pipelineResp_getRq[73:72] == 2'd3 ||
NOT_cache_pipeline_first__533_BIT_517_534_031__ETC___d3065) ;
assign MUX_cache_rsToCIndexQ_enqReq_dummy2_0$write_1__SEL_1 =
WILL_FIRE_RL_cache_pipelineResp_cRq &&
(cache_pipeline$first[517] &&
cache_pipeline_first__533_BITS_516_TO_513_535__ETC___d2537 &&
!cache_cRqMshr$pipelineResp_getRq[5] &&
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2565 &&
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2567 ||
NOT_cache_pipeline_first__533_BIT_517_534_031__ETC___d3081) ;
assign MUX_cache_rsToCIndexQ_enqReq_dummy2_0$write_1__SEL_2 =
WILL_FIRE_RL_cache_pipelineResp_cRs &&
cache_pipeline$first[517] &&
NOT_cache_pipeline_first__533_BIT_512_142_198__ETC___d3443 ;
assign MUX_cache_toMInfoQ$enq_1__SEL_1 =
WILL_FIRE_RL_cache_pipelineResp_cRq &&
(cache_pipeline$first[517] &&
cache_pipeline_first__533_BITS_516_TO_513_535__ETC___d2537 &&
!cache_cRqMshr$pipelineResp_getRq[5] &&
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3088 &&
cache_pipeline$first[523:522] == 2'd0 ||
!cache_pipeline$first[517] &&
(!cache_cRqMshr$pipelineResp_searchEndOfChain[4] ||
cache_cRqMshr$pipelineResp_getState != 3'd1) &&
cache_cRqMshr_pipelineResp_getRq_IF_cache_pipe_ETC___d3098) ;
always@(cache_rsToCIndexQ_deqP or
cache_rsToCIndexQ_data_0 or
cache_rsToCIndexQ_data_1 or
cache_rsToCIndexQ_data_2 or
cache_rsToCIndexQ_data_3 or
cache_rsToCIndexQ_data_4 or
cache_rsToCIndexQ_data_5 or
cache_rsToCIndexQ_data_6 or
cache_rsToCIndexQ_data_7 or
cache_rsToCIndexQ_data_8 or
cache_rsToCIndexQ_data_9 or
cache_rsToCIndexQ_data_10 or
cache_rsToCIndexQ_data_11 or
cache_rsToCIndexQ_data_12 or
cache_rsToCIndexQ_data_13 or
cache_rsToCIndexQ_data_14 or cache_rsToCIndexQ_data_15)
begin
case (cache_rsToCIndexQ_deqP)
4'd0:
MUX_cache_cRqMshr$sendRsToDmaC_getData_1__VAL_2 =
cache_rsToCIndexQ_data_0[5:2];
4'd1:
MUX_cache_cRqMshr$sendRsToDmaC_getData_1__VAL_2 =
cache_rsToCIndexQ_data_1[5:2];
4'd2:
MUX_cache_cRqMshr$sendRsToDmaC_getData_1__VAL_2 =
cache_rsToCIndexQ_data_2[5:2];
4'd3:
MUX_cache_cRqMshr$sendRsToDmaC_getData_1__VAL_2 =
cache_rsToCIndexQ_data_3[5:2];
4'd4:
MUX_cache_cRqMshr$sendRsToDmaC_getData_1__VAL_2 =
cache_rsToCIndexQ_data_4[5:2];
4'd5:
MUX_cache_cRqMshr$sendRsToDmaC_getData_1__VAL_2 =
cache_rsToCIndexQ_data_5[5:2];
4'd6:
MUX_cache_cRqMshr$sendRsToDmaC_getData_1__VAL_2 =
cache_rsToCIndexQ_data_6[5:2];
4'd7:
MUX_cache_cRqMshr$sendRsToDmaC_getData_1__VAL_2 =
cache_rsToCIndexQ_data_7[5:2];
4'd8:
MUX_cache_cRqMshr$sendRsToDmaC_getData_1__VAL_2 =
cache_rsToCIndexQ_data_8[5:2];
4'd9:
MUX_cache_cRqMshr$sendRsToDmaC_getData_1__VAL_2 =
cache_rsToCIndexQ_data_9[5:2];
4'd10:
MUX_cache_cRqMshr$sendRsToDmaC_getData_1__VAL_2 =
cache_rsToCIndexQ_data_10[5:2];
4'd11:
MUX_cache_cRqMshr$sendRsToDmaC_getData_1__VAL_2 =
cache_rsToCIndexQ_data_11[5:2];
4'd12:
MUX_cache_cRqMshr$sendRsToDmaC_getData_1__VAL_2 =
cache_rsToCIndexQ_data_12[5:2];
4'd13:
MUX_cache_cRqMshr$sendRsToDmaC_getData_1__VAL_2 =
cache_rsToCIndexQ_data_13[5:2];
4'd14:
MUX_cache_cRqMshr$sendRsToDmaC_getData_1__VAL_2 =
cache_rsToCIndexQ_data_14[5:2];
4'd15:
MUX_cache_cRqMshr$sendRsToDmaC_getData_1__VAL_2 =
cache_rsToCIndexQ_data_15[5:2];
endcase
end
always@(cache_rsFromMQ_deqP or
cache_rsFromMQ_data_0 or cache_rsFromMQ_data_1)
begin
case (cache_rsFromMQ_deqP)
1'd0:
MUX_cache_cRqMshr$transfer_getRq_1__VAL_2 =
cache_rsFromMQ_data_0[3:0];
1'd1:
MUX_cache_cRqMshr$transfer_getRq_1__VAL_2 =
cache_rsFromMQ_data_1[3:0];
endcase
end
assign MUX_cache_cRqMshr$pipelineResp_setData_2__VAL_1 =
cache_pipeline$first[517] ?
{ cache_cRqMshr$pipelineResp_getRq[5] ||
CASE_cache_cRqMshrpipelineResp_getRq_BIT_70_0_ETC__q257 ==
2'd0,
cache_pipeline$first[511:0] } :
(cache_cRqMshr$pipelineResp_getRq[5] ?
{ 1'd1, cache_pipeline$first[511:0] } :
IF_cache_pipeline_first__533_BITS_523_TO_522_5_ETC___d3055) ;
assign MUX_cache_cRqMshr$pipelineResp_setData_2__VAL_2 =
cache_pipeline$first[512] ?
{ cache_pipeline$first[523:522] == 2'd3,
cache_pipeline$first[511:0] } :
{ cache_cRqMshr$pipelineResp_getRq[5] ||
CASE_cache_cRqMshrpipelineResp_getRq_BIT_70_0_ETC__q257 ==
2'd0,
cache_pipeline$first[511:0] } ;
assign MUX_cache_cRqMshr$pipelineResp_setData_2__VAL_3 =
{ CASE_cache_cRqMshrpipelineResp_getRq_BIT_70_0_ETC__q257 ==
2'd0,
cache_pipeline$first[511:0] } ;
assign MUX_cache_cRqMshr$pipelineResp_setStateSlot_2__VAL_1 =
cache_pipeline$first[512] ?
((IF_SEL_ARR_cache_pipeline_first__533_BITS_519__ETC___d3213 &&
IF_SEL_ARR_cache_pipeline_first__533_BITS_519__ETC___d3214) ?
3'd3 :
3'd2) :
((IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSlot__ETC___d3201 &&
IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSlot__ETC___d3204) ?
3'd4 :
3'd3) ;
assign MUX_cache_cRqMshr$pipelineResp_setStateSlot_2__VAL_2 =
cache_pipeline$first[517] ?
(cache_pipeline_first__533_BITS_516_TO_513_535__ETC___d2537 ?
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2980 :
3'd5) :
((cache_cRqMshr$pipelineResp_searchEndOfChain[4] &&
cache_cRqMshr$pipelineResp_getState == 3'd1) ?
3'd5 :
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2986) ;
assign MUX_cache_cRqMshr$pipelineResp_setStateSlot_3__VAL_1 =
cache_pipeline$first[512] ?
IF_IF_SEL_ARR_cache_pipeline_first__533_BITS_5_ETC___d3409 :
{ cache_cRqMshr$pipelineResp_getSlot[60:8],
IF_IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSl_ETC___d3414,
IF_IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSl_ETC___d3419 } ;
assign MUX_cache_cRqMshr$pipelineResp_setStateSlot_3__VAL_2 =
cache_pipeline$first[517] ?
(cache_pipeline_first__533_BITS_516_TO_513_535__ETC___d2537 ?
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3007 :
61'h1555555555555422) :
((cache_cRqMshr$pipelineResp_searchEndOfChain[4] &&
cache_cRqMshr$pipelineResp_getState == 3'd1) ?
61'h1555555555555422 :
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3022) ;
assign MUX_cache_cRqMshr$transfer_getEmptyEntryInit_1__VAL_1 =
{ addr__h237776,
CASE_cache_rqFromCQ_deqP_0_cache_rqFromCQ_data_ETC__q273,
SEL_ARR_cache_rqFromCQ_data_0_328_BITS_6_TO_5__ETC___d1356 } ;
assign MUX_cache_cRqMshr$transfer_getEmptyEntryInit_1__VAL_2 =
{ addr__h253620,
2'd0,
IF_NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_ETC___d1884,
2'd0,
SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d2044,
_1_CONCAT_NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_ETC___d2062 } ;
assign MUX_cache_cRqMshr$transfer_getEmptyEntryInit_2__VAL_2 =
{ !CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q69 ||
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1882,
SEL_ARR_cache_rqFromDmaQ_data_0_367_BITS_516_T_ETC___d2164 } ;
assign MUX_cache_cRqRetryIndexQ_enqReq_lat_0$wset_1__VAL_1 =
{ 1'd1, cache_cRqMshr$pipelineResp_getAddrSucc[3:0] } ;
assign MUX_cache_cRqRetryIndexQ_enqReq_lat_0$wset_1__VAL_2 =
{ 1'd1, cache_cRqMshr$pipelineResp_getRepSucc[3:0] } ;
assign MUX_cache_pipeline$deqWrite_1__VAL_1 =
cache_pipeline$first[517] ?
(cache_pipeline_first__533_BITS_516_TO_513_535__ETC___d2537 ?
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2621 :
5'd10) :
((cache_cRqMshr$pipelineResp_searchEndOfChain[4] &&
cache_cRqMshr$pipelineResp_getState == 3'd1) ?
5'd10 :
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2632) ;
assign MUX_cache_pipeline$deqWrite_1__VAL_3 =
{ cache_pipeline$first[517] && !cache_pipeline$first[512] &&
IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSlot__ETC___d3201 &&
IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSlot__ETC___d3204 &&
cache_cRqMshr$pipelineResp_getAddrSucc[4],
cache_cRqMshr$pipelineResp_getAddrSucc[3:0] } ;
assign MUX_cache_pipeline$deqWrite_2__VAL_1 =
cache_pipeline$first[517] ?
(cache_pipeline_first__533_BITS_516_TO_513_535__ETC___d2537 ?
cache_cRqMshr_pipelineResp_getRq_IF_cache_pipe_ETC___d2947 :
cache_pipeline$first[571:0]) :
IF_cache_cRqMshr_pipelineResp_searchEndOfChain_ETC___d2966 ;
assign MUX_cache_pipeline$deqWrite_2__VAL_2 =
{ cache_cRqMshr$pipelineResp_getRq[139:92],
IF_IF_cache_cRqMshr_pipelineResp_getRq_IF_cach_ETC___d3140,
cache_pipeline$first[511:0] } ;
assign MUX_cache_pipeline$deqWrite_2__VAL_3 =
cache_pipeline$first[517] ?
(cache_pipeline$first[512] ?
IF_IF_SEL_ARR_cache_pipeline_first__533_BITS_5_ETC___d3218 :
IF_IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSl_ETC___d3388) :
cache_pipeline$first[571:0] ;
assign MUX_cache_pipeline$deqWrite_3__VAL_1 =
cache_pipeline$first[517] ?
cache_pipeline_first__533_BITS_516_TO_513_535__ETC___d2537 &&
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2968 :
(!cache_cRqMshr$pipelineResp_searchEndOfChain[4] ||
cache_cRqMshr$pipelineResp_getState != 3'd1) &&
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2975 ;
assign MUX_cache_pipeline$deqWrite_3__VAL_3 =
cache_pipeline$first[517] && !cache_pipeline$first[512] &&
IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSlot__ETC___d3201 &&
IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSlot__ETC___d3204 ;
assign MUX_cache_pipeline$send_1__VAL_1 =
{ 516'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA,
cache_cRqMshr$transfer_getRq[139:76],
x__h230768 } ;
assign MUX_cache_pipeline$send_1__VAL_2 =
{ 516'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA,
addr__h237776,
cache_cRqMshr$transfer_getEmptyEntryInit } ;
assign MUX_cache_pipeline$send_1__VAL_3 =
{ 516'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA,
addr__h253620,
cache_cRqMshr$transfer_getEmptyEntryInit } ;
assign MUX_cache_pipeline$send_1__VAL_4 =
{ 4'd6,
SEL_ARR_cache_rsFromCQ_data_0_171_BITS_579_TO__ETC___d2230 } ;
assign MUX_cache_pipeline$send_1__VAL_5 =
{ 2'd2,
cache_cRqMshr$transfer_getRq[139:76],
(cache_cRqMshr$transfer_getRq[73:72] == 2'd3) ?
cache_cRqMshr$transfer_getRq[73:72] :
2'd2,
SEL_ARR_cache_rsFromMQ_data_0_234_BITS_516_TO__ETC___d2285,
cache_cRqMshr$transfer_getSlot[60:57] } ;
assign MUX_cache_rsToCIndexQ_enqReq_lat_0$wset_1__VAL_1 =
{ 1'd1,
cache_pipeline$first[580:577],
cache_cRqMshr$pipelineResp_getRq[73:72] } ;
assign MUX_cache_rsToCIndexQ_enqReq_lat_0$wset_1__VAL_2 =
{ 1'd1,
cache_pipeline$first[516:513],
cache_cRqMshr$pipelineResp_getRq[73:72] } ;
assign MUX_cache_rsToCIndexQ_enqReq_lat_0$wset_1__VAL_3 =
{ 1'd1,
cache_pipeline$first[516:513],
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3132 } ;
assign MUX_cache_toCQ_enqReq_lat_0$wset_1__VAL_1 =
{ 2'd3,
cache_cRqMshr$sendRsToDmaC_getRq[139:76],
SEL_ARR_cache_rsToCIndexQ_data_0_386_BITS_1_TO_ETC___d2439,
cache_cRqMshr$sendRsToDmaC_getRq[70],
cache_cRqMshr$sendRsToDmaC_getData,
cache_cRqMshr$sendRsToDmaC_getRq[2:0] } ;
assign MUX_cache_toCQ_enqReq_lat_0$wset_1__VAL_2 =
{ 518'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA,
rqAddr__h280816,
IF_SEL_ARR_cache_cRqMshr_sendRqToC_getSlot_IF__ETC___d2505,
child__h280155 } ;
assign MUX_cache_toMInfoQ$enq_1__VAL_1 =
{ cache_pipeline$first[580:577],
cache_pipeline$first[517] ?
2'd0 :
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3105 } ;
assign MUX_cache_toMInfoQ$enq_1__VAL_2 =
{ cache_pipeline$first[516:513],
IF_cache_pipeline_first__533_BITS_523_TO_522_5_ETC___d3103 } ;
// inlined wires
assign cache_rqFromCQ_enqReq_lat_0$wget = { 1'd1, to_child_rqFromC_enq_x } ;
assign cache_rsFromCQ_enqReq_lat_0$wget = { 1'd1, to_child_rsFromC_enq_x } ;
assign cache_toCQ_enqReq_lat_0$wget =
WILL_FIRE_RL_cache_sendRsToC ?
MUX_cache_toCQ_enqReq_lat_0$wset_1__VAL_1 :
MUX_cache_toCQ_enqReq_lat_0$wset_1__VAL_2 ;
assign cache_toCQ_enqReq_lat_0$whas =
WILL_FIRE_RL_cache_sendRsToC || WILL_FIRE_RL_cache_sendRqToC ;
assign cache_rqFromDmaQ_enqReq_lat_0$wget = { 1'd1, dma_memReq_enq_x } ;
assign cache_rsLdToDmaQ_enqReq_lat_0$wget =
{ 1'd1,
cache_cRqMshr$sendRsToDmaC_getData[511:0],
!cache_cRqMshr$sendRsToDmaC_getRq[5] ||
cache_cRqMshr$sendRsToDmaC_getRq[4],
cache_cRqMshr$sendRsToDmaC_getRq[3:0] } ;
assign cache_rsStToDmaQ_enqReq_lat_0$wget =
{ 1'd1,
!cache_cRqMshr$sendRsToDmaC_getRq[5] ||
cache_cRqMshr$sendRsToDmaC_getRq[4],
cache_cRqMshr$sendRsToDmaC_getRq[3:0] } ;
always@(cache_toMInfoQ$D_OUT or
IF_cache_doLdAfterReplace_328_THEN_2_CONCAT_DO_ETC___d2337 or
cache_cRqMshr$sendToM_getRq or cache_cRqMshr$sendToM_getData)
begin
case (cache_toMInfoQ$D_OUT[1:0])
2'd0:
cache_toMQ_enqReq_lat_0$wget =
{ 573'h12AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA,
cache_cRqMshr$sendToM_getRq[139:76],
!cache_cRqMshr$sendToM_getRq[5],
cache_toMInfoQ$D_OUT[5:2] };
2'd1:
cache_toMQ_enqReq_lat_0$wget =
{ 2'd3,
cache_cRqMshr$sendToM_getRq[139:76],
cache_cRqMshr$sendToM_getRq[69:6],
cache_cRqMshr$sendToM_getData[511:0] };
default: cache_toMQ_enqReq_lat_0$wget =
IF_cache_doLdAfterReplace_328_THEN_2_CONCAT_DO_ETC___d2337;
endcase
end
assign cache_toMQ_enqReq_lat_0$whas =
WILL_FIRE_RL_cache_sendToM &&
(cache_toMInfoQ$D_OUT[1:0] == 2'd0 ||
cache_toMInfoQ$D_OUT[1:0] == 2'd1 ||
cache_toMInfoQ$D_OUT[1:0] == 2'd2) ;
assign cache_rsFromMQ_enqReq_lat_0$wget = { 1'd1, to_mem_rsFromM_enq_x } ;
assign cache_rsFromMQ_deqReq_lat_0$whas =
WILL_FIRE_RL_cache_mRsDeq_nonRefill ||
WILL_FIRE_RL_cache_mRsTransfer ;
assign cache_cRqRetryIndexQ_enqReq_lat_0$wget =
MUX_cache_cRqRetryIndexQ_enqReq_dummy2_0$write_1__SEL_1 ?
MUX_cache_cRqRetryIndexQ_enqReq_lat_0$wset_1__VAL_1 :
MUX_cache_cRqRetryIndexQ_enqReq_lat_0$wset_1__VAL_2 ;
assign cache_cRqRetryIndexQ_enqReq_lat_0$whas =
MUX_cache_cRqRetryIndexQ_enqReq_dummy2_0$write_1__SEL_1 ||
MUX_cache_cRqRetryIndexQ_enqReq_dummy2_0$write_1__SEL_2 ;
always@(MUX_cache_rsToCIndexQ_enqReq_dummy2_0$write_1__SEL_1 or
MUX_cache_rsToCIndexQ_enqReq_lat_0$wset_1__VAL_1 or
MUX_cache_rsToCIndexQ_enqReq_dummy2_0$write_1__SEL_2 or
MUX_cache_rsToCIndexQ_enqReq_lat_0$wset_1__VAL_2 or
WILL_FIRE_RL_cache_pipelineResp_mRs or
MUX_cache_rsToCIndexQ_enqReq_lat_0$wset_1__VAL_3)
begin
case (1'b1) // synopsys parallel_case
MUX_cache_rsToCIndexQ_enqReq_dummy2_0$write_1__SEL_1:
cache_rsToCIndexQ_enqReq_lat_0$wget =
MUX_cache_rsToCIndexQ_enqReq_lat_0$wset_1__VAL_1;
MUX_cache_rsToCIndexQ_enqReq_dummy2_0$write_1__SEL_2:
cache_rsToCIndexQ_enqReq_lat_0$wget =
MUX_cache_rsToCIndexQ_enqReq_lat_0$wset_1__VAL_2;
WILL_FIRE_RL_cache_pipelineResp_mRs:
cache_rsToCIndexQ_enqReq_lat_0$wget =
MUX_cache_rsToCIndexQ_enqReq_lat_0$wset_1__VAL_3;
default: cache_rsToCIndexQ_enqReq_lat_0$wget =
7'b0101010 /* unspecified value */ ;
endcase
end
assign cache_rsToCIndexQ_enqReq_lat_0$whas =
MUX_cache_rsToCIndexQ_enqReq_dummy2_0$write_1__SEL_1 ||
MUX_cache_rsToCIndexQ_enqReq_dummy2_0$write_1__SEL_2 ||
WILL_FIRE_RL_cache_pipelineResp_mRs ;
assign perfReqQ_enqReq_lat_0$wget = { 1'd1, perf_req_r } ;
// register cache_cRqRetryIndexQ_clearReq_rl
assign cache_cRqRetryIndexQ_clearReq_rl$D_IN = 1'd0 ;
assign cache_cRqRetryIndexQ_clearReq_rl$EN = 1'd1 ;
// register cache_cRqRetryIndexQ_data_0
assign cache_cRqRetryIndexQ_data_0$D_IN =
cache_cRqRetryIndexQ_enqReq_lat_0$whas ?
cache_cRqRetryIndexQ_enqReq_lat_0$wget[3:0] :
cache_cRqRetryIndexQ_enqReq_rl[3:0] ;
assign cache_cRqRetryIndexQ_data_0$EN =
cache_cRqRetryIndexQ_enqP == 4'd0 &&
NOT_cache_cRqRetryIndexQ_clearReq_dummy2_1_rea_ETC___d1101 &&
cache_cRqRetryIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_cRqRetryIndexQ_enqReq_lat_1_whas__035_ETC___d1044 ;
// register cache_cRqRetryIndexQ_data_1
assign cache_cRqRetryIndexQ_data_1$D_IN = cache_cRqRetryIndexQ_data_0$D_IN ;
assign cache_cRqRetryIndexQ_data_1$EN =
cache_cRqRetryIndexQ_enqP == 4'd1 &&
NOT_cache_cRqRetryIndexQ_clearReq_dummy2_1_rea_ETC___d1101 &&
cache_cRqRetryIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_cRqRetryIndexQ_enqReq_lat_1_whas__035_ETC___d1044 ;
// register cache_cRqRetryIndexQ_data_10
assign cache_cRqRetryIndexQ_data_10$D_IN =
cache_cRqRetryIndexQ_data_0$D_IN ;
assign cache_cRqRetryIndexQ_data_10$EN =
cache_cRqRetryIndexQ_enqP == 4'd10 &&
NOT_cache_cRqRetryIndexQ_clearReq_dummy2_1_rea_ETC___d1101 &&
cache_cRqRetryIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_cRqRetryIndexQ_enqReq_lat_1_whas__035_ETC___d1044 ;
// register cache_cRqRetryIndexQ_data_11
assign cache_cRqRetryIndexQ_data_11$D_IN =
cache_cRqRetryIndexQ_data_0$D_IN ;
assign cache_cRqRetryIndexQ_data_11$EN =
cache_cRqRetryIndexQ_enqP == 4'd11 &&
NOT_cache_cRqRetryIndexQ_clearReq_dummy2_1_rea_ETC___d1101 &&
cache_cRqRetryIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_cRqRetryIndexQ_enqReq_lat_1_whas__035_ETC___d1044 ;
// register cache_cRqRetryIndexQ_data_12
assign cache_cRqRetryIndexQ_data_12$D_IN =
cache_cRqRetryIndexQ_data_0$D_IN ;
assign cache_cRqRetryIndexQ_data_12$EN =
cache_cRqRetryIndexQ_enqP == 4'd12 &&
NOT_cache_cRqRetryIndexQ_clearReq_dummy2_1_rea_ETC___d1101 &&
cache_cRqRetryIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_cRqRetryIndexQ_enqReq_lat_1_whas__035_ETC___d1044 ;
// register cache_cRqRetryIndexQ_data_13
assign cache_cRqRetryIndexQ_data_13$D_IN =
cache_cRqRetryIndexQ_data_0$D_IN ;
assign cache_cRqRetryIndexQ_data_13$EN =
cache_cRqRetryIndexQ_enqP == 4'd13 &&
NOT_cache_cRqRetryIndexQ_clearReq_dummy2_1_rea_ETC___d1101 &&
cache_cRqRetryIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_cRqRetryIndexQ_enqReq_lat_1_whas__035_ETC___d1044 ;
// register cache_cRqRetryIndexQ_data_14
assign cache_cRqRetryIndexQ_data_14$D_IN =
cache_cRqRetryIndexQ_data_0$D_IN ;
assign cache_cRqRetryIndexQ_data_14$EN =
cache_cRqRetryIndexQ_enqP == 4'd14 &&
NOT_cache_cRqRetryIndexQ_clearReq_dummy2_1_rea_ETC___d1101 &&
cache_cRqRetryIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_cRqRetryIndexQ_enqReq_lat_1_whas__035_ETC___d1044 ;
// register cache_cRqRetryIndexQ_data_15
assign cache_cRqRetryIndexQ_data_15$D_IN =
cache_cRqRetryIndexQ_data_0$D_IN ;
assign cache_cRqRetryIndexQ_data_15$EN =
cache_cRqRetryIndexQ_enqP == 4'd15 &&
NOT_cache_cRqRetryIndexQ_clearReq_dummy2_1_rea_ETC___d1101 &&
cache_cRqRetryIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_cRqRetryIndexQ_enqReq_lat_1_whas__035_ETC___d1044 ;
// register cache_cRqRetryIndexQ_data_2
assign cache_cRqRetryIndexQ_data_2$D_IN = cache_cRqRetryIndexQ_data_0$D_IN ;
assign cache_cRqRetryIndexQ_data_2$EN =
cache_cRqRetryIndexQ_enqP == 4'd2 &&
NOT_cache_cRqRetryIndexQ_clearReq_dummy2_1_rea_ETC___d1101 &&
cache_cRqRetryIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_cRqRetryIndexQ_enqReq_lat_1_whas__035_ETC___d1044 ;
// register cache_cRqRetryIndexQ_data_3
assign cache_cRqRetryIndexQ_data_3$D_IN = cache_cRqRetryIndexQ_data_0$D_IN ;
assign cache_cRqRetryIndexQ_data_3$EN =
cache_cRqRetryIndexQ_enqP == 4'd3 &&
NOT_cache_cRqRetryIndexQ_clearReq_dummy2_1_rea_ETC___d1101 &&
cache_cRqRetryIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_cRqRetryIndexQ_enqReq_lat_1_whas__035_ETC___d1044 ;
// register cache_cRqRetryIndexQ_data_4
assign cache_cRqRetryIndexQ_data_4$D_IN = cache_cRqRetryIndexQ_data_0$D_IN ;
assign cache_cRqRetryIndexQ_data_4$EN =
cache_cRqRetryIndexQ_enqP == 4'd4 &&
NOT_cache_cRqRetryIndexQ_clearReq_dummy2_1_rea_ETC___d1101 &&
cache_cRqRetryIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_cRqRetryIndexQ_enqReq_lat_1_whas__035_ETC___d1044 ;
// register cache_cRqRetryIndexQ_data_5
assign cache_cRqRetryIndexQ_data_5$D_IN = cache_cRqRetryIndexQ_data_0$D_IN ;
assign cache_cRqRetryIndexQ_data_5$EN =
cache_cRqRetryIndexQ_enqP == 4'd5 &&
NOT_cache_cRqRetryIndexQ_clearReq_dummy2_1_rea_ETC___d1101 &&
cache_cRqRetryIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_cRqRetryIndexQ_enqReq_lat_1_whas__035_ETC___d1044 ;
// register cache_cRqRetryIndexQ_data_6
assign cache_cRqRetryIndexQ_data_6$D_IN = cache_cRqRetryIndexQ_data_0$D_IN ;
assign cache_cRqRetryIndexQ_data_6$EN =
cache_cRqRetryIndexQ_enqP == 4'd6 &&
NOT_cache_cRqRetryIndexQ_clearReq_dummy2_1_rea_ETC___d1101 &&
cache_cRqRetryIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_cRqRetryIndexQ_enqReq_lat_1_whas__035_ETC___d1044 ;
// register cache_cRqRetryIndexQ_data_7
assign cache_cRqRetryIndexQ_data_7$D_IN = cache_cRqRetryIndexQ_data_0$D_IN ;
assign cache_cRqRetryIndexQ_data_7$EN =
cache_cRqRetryIndexQ_enqP == 4'd7 &&
NOT_cache_cRqRetryIndexQ_clearReq_dummy2_1_rea_ETC___d1101 &&
cache_cRqRetryIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_cRqRetryIndexQ_enqReq_lat_1_whas__035_ETC___d1044 ;
// register cache_cRqRetryIndexQ_data_8
assign cache_cRqRetryIndexQ_data_8$D_IN = cache_cRqRetryIndexQ_data_0$D_IN ;
assign cache_cRqRetryIndexQ_data_8$EN =
cache_cRqRetryIndexQ_enqP == 4'd8 &&
NOT_cache_cRqRetryIndexQ_clearReq_dummy2_1_rea_ETC___d1101 &&
cache_cRqRetryIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_cRqRetryIndexQ_enqReq_lat_1_whas__035_ETC___d1044 ;
// register cache_cRqRetryIndexQ_data_9
assign cache_cRqRetryIndexQ_data_9$D_IN = cache_cRqRetryIndexQ_data_0$D_IN ;
assign cache_cRqRetryIndexQ_data_9$EN =
cache_cRqRetryIndexQ_enqP == 4'd9 &&
NOT_cache_cRqRetryIndexQ_clearReq_dummy2_1_rea_ETC___d1101 &&
cache_cRqRetryIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_cRqRetryIndexQ_enqReq_lat_1_whas__035_ETC___d1044 ;
// register cache_cRqRetryIndexQ_deqP
assign cache_cRqRetryIndexQ_deqP$D_IN =
(cache_cRqRetryIndexQ_clearReq_dummy2_1$Q_OUT &&
cache_cRqRetryIndexQ_clearReq_rl) ?
4'd0 :
_theResult_____2__h217951 ;
assign cache_cRqRetryIndexQ_deqP$EN = 1'd1 ;
// register cache_cRqRetryIndexQ_deqReq_rl
assign cache_cRqRetryIndexQ_deqReq_rl$D_IN = 1'd0 ;
assign cache_cRqRetryIndexQ_deqReq_rl$EN = 1'd1 ;
// register cache_cRqRetryIndexQ_empty
assign cache_cRqRetryIndexQ_empty$D_IN =
cache_cRqRetryIndexQ_clearReq_dummy2_1$Q_OUT &&
cache_cRqRetryIndexQ_clearReq_rl ||
IF_cache_cRqRetryIndexQ_deqReq_dummy2_2_read___ETC___d1102 &&
NOT_cache_cRqRetryIndexQ_enqReq_dummy2_2_read__ETC___d1119 ;
assign cache_cRqRetryIndexQ_empty$EN = 1'd1 ;
// register cache_cRqRetryIndexQ_enqP
assign cache_cRqRetryIndexQ_enqP$D_IN =
(cache_cRqRetryIndexQ_clearReq_dummy2_1$Q_OUT &&
cache_cRqRetryIndexQ_clearReq_rl) ?
4'd0 :
v__h216535 ;
assign cache_cRqRetryIndexQ_enqP$EN = 1'd1 ;
// register cache_cRqRetryIndexQ_enqReq_rl
assign cache_cRqRetryIndexQ_enqReq_rl$D_IN = 5'b01010 ;
assign cache_cRqRetryIndexQ_enqReq_rl$EN = 1'd1 ;
// register cache_cRqRetryIndexQ_full
assign cache_cRqRetryIndexQ_full$D_IN =
NOT_cache_cRqRetryIndexQ_clearReq_dummy2_1_rea_ETC___d1101 &&
IF_cache_cRqRetryIndexQ_deqReq_dummy2_2_read___ETC___d1102 &&
cache_cRqRetryIndexQ_enqReq_dummy2_2_read__081_ETC___d1112 ;
assign cache_cRqRetryIndexQ_full$EN = 1'd1 ;
// register cache_doLdAfterReplace
assign cache_doLdAfterReplace$D_IN = !cache_doLdAfterReplace ;
assign cache_doLdAfterReplace$EN =
WILL_FIRE_RL_cache_sendToM && cache_toMInfoQ$D_OUT[1:0] == 2'd2 ;
// register cache_priorNewCRqSrc
assign cache_priorNewCRqSrc$D_IN = !cache_priorNewCRqSrc ;
assign cache_priorNewCRqSrc$EN =
WILL_FIRE_RL_cache_cRqTransfer_new_dma ||
WILL_FIRE_RL_cache_cRqTransfer_new_child ;
// register cache_rqFromCQ_clearReq_rl
assign cache_rqFromCQ_clearReq_rl$D_IN = 1'd0 ;
assign cache_rqFromCQ_clearReq_rl$EN = 1'd1 ;
// register cache_rqFromCQ_data_0
assign cache_rqFromCQ_data_0$D_IN =
EN_to_child_rqFromC_enq ?
cache_rqFromCQ_enqReq_lat_0$wget[72:0] :
cache_rqFromCQ_enqReq_rl[72:0] ;
assign cache_rqFromCQ_data_0$EN =
cache_rqFromCQ_enqP == 1'd0 &&
NOT_cache_rqFromCQ_clearReq_dummy2_1_read__8_9_ETC___d53 &&
cache_rqFromCQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rqFromCQ_enqReq_lat_1_whas_THEN_cache_ETC___d13 ;
// register cache_rqFromCQ_data_1
assign cache_rqFromCQ_data_1$D_IN =
EN_to_child_rqFromC_enq ?
cache_rqFromCQ_enqReq_lat_0$wget[72:0] :
cache_rqFromCQ_enqReq_rl[72:0] ;
assign cache_rqFromCQ_data_1$EN =
cache_rqFromCQ_enqP == 1'd1 &&
NOT_cache_rqFromCQ_clearReq_dummy2_1_read__8_9_ETC___d53 &&
cache_rqFromCQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rqFromCQ_enqReq_lat_1_whas_THEN_cache_ETC___d13 ;
// register cache_rqFromCQ_deqP
assign cache_rqFromCQ_deqP$D_IN =
NOT_cache_rqFromCQ_clearReq_dummy2_1_read__8_9_ETC___d53 &&
_theResult_____2__h6771 ;
assign cache_rqFromCQ_deqP$EN = 1'd1 ;
// register cache_rqFromCQ_deqReq_rl
assign cache_rqFromCQ_deqReq_rl$D_IN = 1'd0 ;
assign cache_rqFromCQ_deqReq_rl$EN = 1'd1 ;
// register cache_rqFromCQ_empty
assign cache_rqFromCQ_empty$D_IN =
cache_rqFromCQ_clearReq_dummy2_1$Q_OUT &&
cache_rqFromCQ_clearReq_rl ||
IF_cache_rqFromCQ_deqReq_dummy2_2_read__2_AND__ETC___d70 &&
NOT_cache_rqFromCQ_enqReq_dummy2_2_read__4_4_O_ETC___d88 ;
assign cache_rqFromCQ_empty$EN = 1'd1 ;
// register cache_rqFromCQ_enqP
assign cache_rqFromCQ_enqP$D_IN =
NOT_cache_rqFromCQ_clearReq_dummy2_1_read__8_9_ETC___d53 &&
v__h6009 ;
assign cache_rqFromCQ_enqP$EN = 1'd1 ;
// register cache_rqFromCQ_enqReq_rl
assign cache_rqFromCQ_enqReq_rl$D_IN = 74'h0AAAAAAAAAAAAAAAAAA ;
assign cache_rqFromCQ_enqReq_rl$EN = 1'd1 ;
// register cache_rqFromCQ_full
assign cache_rqFromCQ_full$D_IN =
NOT_cache_rqFromCQ_clearReq_dummy2_1_read__8_9_ETC___d53 &&
IF_cache_rqFromCQ_deqReq_dummy2_2_read__2_AND__ETC___d70 &&
cache_rqFromCQ_enqReq_dummy2_2_read__4_AND_IF__ETC___d80 ;
assign cache_rqFromCQ_full$EN = 1'd1 ;
// register cache_rqFromDmaQ_clearReq_rl
assign cache_rqFromDmaQ_clearReq_rl$D_IN = 1'd0 ;
assign cache_rqFromDmaQ_clearReq_rl$EN = 1'd1 ;
// register cache_rqFromDmaQ_data_0
assign cache_rqFromDmaQ_data_0$D_IN =
{ x_addr__h70243,
EN_dma_memReq_enq ?
cache_rqFromDmaQ_enqReq_lat_0$wget[580:517] :
cache_rqFromDmaQ_enqReq_rl[580:517],
EN_dma_memReq_enq ?
cache_rqFromDmaQ_enqReq_lat_0$wget[516:5] :
cache_rqFromDmaQ_enqReq_rl[516:5],
!cache_rqFromDmaQ_enqReq_dummy2_2$Q_OUT ||
IF_cache_rqFromDmaQ_enqReq_lat_1_whas__27_THEN_ETC___d443 ||
(EN_dma_memReq_enq ?
cache_rqFromDmaQ_enqReq_lat_0$wget[4] :
cache_rqFromDmaQ_enqReq_rl[4]),
EN_dma_memReq_enq ?
cache_rqFromDmaQ_enqReq_lat_0$wget[3:0] :
cache_rqFromDmaQ_enqReq_rl[3:0] } ;
assign cache_rqFromDmaQ_data_0$EN =
cache_rqFromDmaQ_enqP == 1'd0 &&
NOT_cache_rqFromDmaQ_clearReq_dummy2_1_read__0_ETC___d514 &&
cache_rqFromDmaQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rqFromDmaQ_enqReq_lat_1_whas__27_THEN_ETC___d436 ;
// register cache_rqFromDmaQ_data_1
assign cache_rqFromDmaQ_data_1$D_IN = cache_rqFromDmaQ_data_0$D_IN ;
assign cache_rqFromDmaQ_data_1$EN =
cache_rqFromDmaQ_enqP == 1'd1 &&
NOT_cache_rqFromDmaQ_clearReq_dummy2_1_read__0_ETC___d514 &&
cache_rqFromDmaQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rqFromDmaQ_enqReq_lat_1_whas__27_THEN_ETC___d436 ;
// register cache_rqFromDmaQ_deqP
assign cache_rqFromDmaQ_deqP$D_IN =
NOT_cache_rqFromDmaQ_clearReq_dummy2_1_read__0_ETC___d514 &&
_theResult_____2__h109016 ;
assign cache_rqFromDmaQ_deqP$EN = 1'd1 ;
// register cache_rqFromDmaQ_deqReq_rl
assign cache_rqFromDmaQ_deqReq_rl$D_IN = 1'd0 ;
assign cache_rqFromDmaQ_deqReq_rl$EN = 1'd1 ;
// register cache_rqFromDmaQ_empty
assign cache_rqFromDmaQ_empty$D_IN =
cache_rqFromDmaQ_clearReq_dummy2_1$Q_OUT &&
cache_rqFromDmaQ_clearReq_rl ||
IF_cache_rqFromDmaQ_deqReq_dummy2_2_read__23_A_ETC___d531 &&
NOT_cache_rqFromDmaQ_enqReq_dummy2_2_read__15__ETC___d549 ;
assign cache_rqFromDmaQ_empty$EN = 1'd1 ;
// register cache_rqFromDmaQ_enqP
assign cache_rqFromDmaQ_enqP$D_IN =
NOT_cache_rqFromDmaQ_clearReq_dummy2_1_read__0_ETC___d514 &&
v__h69800 ;
assign cache_rqFromDmaQ_enqP$EN = 1'd1 ;
// register cache_rqFromDmaQ_enqReq_rl
assign cache_rqFromDmaQ_enqReq_rl$D_IN =
646'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA ;
assign cache_rqFromDmaQ_enqReq_rl$EN = 1'd1 ;
// register cache_rqFromDmaQ_full
assign cache_rqFromDmaQ_full$D_IN =
NOT_cache_rqFromDmaQ_clearReq_dummy2_1_read__0_ETC___d514 &&
IF_cache_rqFromDmaQ_deqReq_dummy2_2_read__23_A_ETC___d531 &&
cache_rqFromDmaQ_enqReq_dummy2_2_read__15_AND__ETC___d541 ;
assign cache_rqFromDmaQ_full$EN = 1'd1 ;
// register cache_rsFromCQ_clearReq_rl
assign cache_rsFromCQ_clearReq_rl$D_IN = 1'd0 ;
assign cache_rsFromCQ_clearReq_rl$EN = 1'd1 ;
// register cache_rsFromCQ_data_0
assign cache_rsFromCQ_data_0$D_IN =
{ x_addr__h16588,
EN_to_child_rsFromC_enq ?
cache_rsFromCQ_enqReq_lat_0$wget[515:514] :
cache_rsFromCQ_enqReq_rl[515:514],
!cache_rsFromCQ_enqReq_dummy2_2$Q_OUT ||
IF_cache_rsFromCQ_enqReq_lat_1_whas__01_THEN_N_ETC___d117 ||
(EN_to_child_rsFromC_enq ?
cache_rsFromCQ_enqReq_lat_0$wget[513] :
cache_rsFromCQ_enqReq_rl[513]),
EN_to_child_rsFromC_enq ?
cache_rsFromCQ_enqReq_lat_0$wget[512:1] :
cache_rsFromCQ_enqReq_rl[512:1],
x__h18692 } ;
assign cache_rsFromCQ_data_0$EN =
cache_rsFromCQ_enqP == 1'd0 &&
NOT_cache_rsFromCQ_clearReq_dummy2_1_read__83__ETC___d188 &&
cache_rsFromCQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rsFromCQ_enqReq_lat_1_whas__01_THEN_c_ETC___d110 ;
// register cache_rsFromCQ_data_1
assign cache_rsFromCQ_data_1$D_IN = cache_rsFromCQ_data_0$D_IN ;
assign cache_rsFromCQ_data_1$EN =
cache_rsFromCQ_enqP == 1'd1 &&
NOT_cache_rsFromCQ_clearReq_dummy2_1_read__83__ETC___d188 &&
cache_rsFromCQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rsFromCQ_enqReq_lat_1_whas__01_THEN_c_ETC___d110 ;
// register cache_rsFromCQ_deqP
assign cache_rsFromCQ_deqP$D_IN =
NOT_cache_rsFromCQ_clearReq_dummy2_1_read__83__ETC___d188 &&
_theResult_____2__h20885 ;
assign cache_rsFromCQ_deqP$EN = 1'd1 ;
// register cache_rsFromCQ_deqReq_rl
assign cache_rsFromCQ_deqReq_rl$D_IN = 1'd0 ;
assign cache_rsFromCQ_deqReq_rl$EN = 1'd1 ;
// register cache_rsFromCQ_empty
assign cache_rsFromCQ_empty$D_IN =
cache_rsFromCQ_clearReq_dummy2_1$Q_OUT &&
cache_rsFromCQ_clearReq_rl ||
IF_cache_rsFromCQ_deqReq_dummy2_2_read__97_AND_ETC___d205 &&
NOT_cache_rsFromCQ_enqReq_dummy2_2_read__89_19_ETC___d223 ;
assign cache_rsFromCQ_empty$EN = 1'd1 ;
// register cache_rsFromCQ_enqP
assign cache_rsFromCQ_enqP$D_IN =
NOT_cache_rsFromCQ_clearReq_dummy2_1_read__83__ETC___d188 &&
v__h16145 ;
assign cache_rsFromCQ_enqP$EN = 1'd1 ;
// register cache_rsFromCQ_enqReq_rl
assign cache_rsFromCQ_enqReq_rl$D_IN =
581'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA ;
assign cache_rsFromCQ_enqReq_rl$EN = 1'd1 ;
// register cache_rsFromCQ_full
assign cache_rsFromCQ_full$D_IN =
NOT_cache_rsFromCQ_clearReq_dummy2_1_read__83__ETC___d188 &&
IF_cache_rsFromCQ_deqReq_dummy2_2_read__97_AND_ETC___d205 &&
cache_rsFromCQ_enqReq_dummy2_2_read__89_AND_IF_ETC___d215 ;
assign cache_rsFromCQ_full$EN = 1'd1 ;
// register cache_rsFromMQ_clearReq_rl
assign cache_rsFromMQ_clearReq_rl$D_IN = 1'd0 ;
assign cache_rsFromMQ_clearReq_rl$EN = 1'd1 ;
// register cache_rsFromMQ_data_0
assign cache_rsFromMQ_data_0$D_IN =
EN_to_mem_rsFromM_enq ?
cache_rsFromMQ_enqReq_lat_0$wget[516:0] :
cache_rsFromMQ_enqReq_rl[516:0] ;
assign cache_rsFromMQ_data_0$EN =
cache_rsFromMQ_enqP == 1'd0 &&
NOT_cache_rsFromMQ_clearReq_dummy2_1_read__83__ETC___d988 &&
cache_rsFromMQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rsFromMQ_enqReq_lat_1_whas__39_THEN_c_ETC___d948 ;
// register cache_rsFromMQ_data_1
assign cache_rsFromMQ_data_1$D_IN =
EN_to_mem_rsFromM_enq ?
cache_rsFromMQ_enqReq_lat_0$wget[516:0] :
cache_rsFromMQ_enqReq_rl[516:0] ;
assign cache_rsFromMQ_data_1$EN =
cache_rsFromMQ_enqP == 1'd1 &&
NOT_cache_rsFromMQ_clearReq_dummy2_1_read__83__ETC___d988 &&
cache_rsFromMQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rsFromMQ_enqReq_lat_1_whas__39_THEN_c_ETC___d948 ;
// register cache_rsFromMQ_deqP
assign cache_rsFromMQ_deqP$D_IN =
NOT_cache_rsFromMQ_clearReq_dummy2_1_read__83__ETC___d988 &&
_theResult_____2__h208601 ;
assign cache_rsFromMQ_deqP$EN = 1'd1 ;
// register cache_rsFromMQ_deqReq_rl
assign cache_rsFromMQ_deqReq_rl$D_IN = 1'd0 ;
assign cache_rsFromMQ_deqReq_rl$EN = 1'd1 ;
// register cache_rsFromMQ_empty
assign cache_rsFromMQ_empty$D_IN =
cache_rsFromMQ_clearReq_dummy2_1$Q_OUT &&
cache_rsFromMQ_clearReq_rl ||
IF_cache_rsFromMQ_deqReq_dummy2_2_read__97_AND_ETC___d1005 &&
NOT_cache_rsFromMQ_enqReq_dummy2_2_read__89_01_ETC___d1023 ;
assign cache_rsFromMQ_empty$EN = 1'd1 ;
// register cache_rsFromMQ_enqP
assign cache_rsFromMQ_enqP$D_IN =
NOT_cache_rsFromMQ_clearReq_dummy2_1_read__83__ETC___d988 &&
v__h203695 ;
assign cache_rsFromMQ_enqP$EN = 1'd1 ;
// register cache_rsFromMQ_enqReq_rl
assign cache_rsFromMQ_enqReq_rl$D_IN =
518'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA ;
assign cache_rsFromMQ_enqReq_rl$EN = 1'd1 ;
// register cache_rsFromMQ_full
assign cache_rsFromMQ_full$D_IN =
NOT_cache_rsFromMQ_clearReq_dummy2_1_read__83__ETC___d988 &&
IF_cache_rsFromMQ_deqReq_dummy2_2_read__97_AND_ETC___d1005 &&
cache_rsFromMQ_enqReq_dummy2_2_read__89_AND_IF_ETC___d1015 ;
assign cache_rsFromMQ_full$EN = 1'd1 ;
// register cache_rsLdToDmaQ_clearReq_rl
assign cache_rsLdToDmaQ_clearReq_rl$D_IN = 1'd0 ;
assign cache_rsLdToDmaQ_clearReq_rl$EN = 1'd1 ;
// register cache_rsLdToDmaQ_data_0
assign cache_rsLdToDmaQ_data_0$D_IN =
{ CAN_FIRE_RL_cache_sendRsLdToDma ?
cache_rsLdToDmaQ_enqReq_lat_0$wget[516:5] :
cache_rsLdToDmaQ_enqReq_rl[516:5],
!cache_rsLdToDmaQ_enqReq_dummy2_2$Q_OUT ||
IF_cache_rsLdToDmaQ_enqReq_lat_1_whas__70_THEN_ETC___d586 ||
(CAN_FIRE_RL_cache_sendRsLdToDma ?
cache_rsLdToDmaQ_enqReq_lat_0$wget[4] :
cache_rsLdToDmaQ_enqReq_rl[4]),
CAN_FIRE_RL_cache_sendRsLdToDma ?
cache_rsLdToDmaQ_enqReq_lat_0$wget[3:0] :
cache_rsLdToDmaQ_enqReq_rl[3:0] } ;
assign cache_rsLdToDmaQ_data_0$EN =
cache_rsLdToDmaQ_enqP == 1'd0 &&
NOT_cache_rsLdToDmaQ_clearReq_dummy2_1_read__3_ETC___d642 &&
cache_rsLdToDmaQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rsLdToDmaQ_enqReq_lat_1_whas__70_THEN_ETC___d579 ;
// register cache_rsLdToDmaQ_data_1
assign cache_rsLdToDmaQ_data_1$D_IN = cache_rsLdToDmaQ_data_0$D_IN ;
assign cache_rsLdToDmaQ_data_1$EN =
cache_rsLdToDmaQ_enqP == 1'd1 &&
NOT_cache_rsLdToDmaQ_clearReq_dummy2_1_read__3_ETC___d642 &&
cache_rsLdToDmaQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rsLdToDmaQ_enqReq_lat_1_whas__70_THEN_ETC___d579 ;
// register cache_rsLdToDmaQ_deqP
assign cache_rsLdToDmaQ_deqP$D_IN =
NOT_cache_rsLdToDmaQ_clearReq_dummy2_1_read__3_ETC___d642 &&
_theResult_____2__h124337 ;
assign cache_rsLdToDmaQ_deqP$EN = 1'd1 ;
// register cache_rsLdToDmaQ_deqReq_rl
assign cache_rsLdToDmaQ_deqReq_rl$D_IN = 1'd0 ;
assign cache_rsLdToDmaQ_deqReq_rl$EN = 1'd1 ;
// register cache_rsLdToDmaQ_empty
assign cache_rsLdToDmaQ_empty$D_IN =
cache_rsLdToDmaQ_clearReq_dummy2_1$Q_OUT &&
cache_rsLdToDmaQ_clearReq_rl ||
IF_cache_rsLdToDmaQ_deqReq_dummy2_2_read__51_A_ETC___d659 &&
NOT_cache_rsLdToDmaQ_enqReq_dummy2_2_read__43__ETC___d677 ;
assign cache_rsLdToDmaQ_empty$EN = 1'd1 ;
// register cache_rsLdToDmaQ_enqP
assign cache_rsLdToDmaQ_enqP$D_IN =
NOT_cache_rsLdToDmaQ_clearReq_dummy2_1_read__3_ETC___d642 &&
v__h119303 ;
assign cache_rsLdToDmaQ_enqP$EN = 1'd1 ;
// register cache_rsLdToDmaQ_enqReq_rl
assign cache_rsLdToDmaQ_enqReq_rl$D_IN =
518'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA ;
assign cache_rsLdToDmaQ_enqReq_rl$EN = 1'd1 ;
// register cache_rsLdToDmaQ_full
assign cache_rsLdToDmaQ_full$D_IN =
NOT_cache_rsLdToDmaQ_clearReq_dummy2_1_read__3_ETC___d642 &&
IF_cache_rsLdToDmaQ_deqReq_dummy2_2_read__51_A_ETC___d659 &&
cache_rsLdToDmaQ_enqReq_dummy2_2_read__43_AND__ETC___d669 ;
assign cache_rsLdToDmaQ_full$EN = 1'd1 ;
// register cache_rsStToDmaQ_clearReq_rl
assign cache_rsStToDmaQ_clearReq_rl$D_IN = 1'd0 ;
assign cache_rsStToDmaQ_clearReq_rl$EN = 1'd1 ;
// register cache_rsStToDmaQ_data_0
assign cache_rsStToDmaQ_data_0$D_IN =
{ !cache_rsStToDmaQ_enqReq_dummy2_2$Q_OUT ||
IF_cache_rsStToDmaQ_enqReq_lat_1_whas__95_THEN_ETC___d711 ||
(WILL_FIRE_RL_cache_sendRsStToDma ?
cache_rsStToDmaQ_enqReq_lat_0$wget[4] :
cache_rsStToDmaQ_enqReq_rl[4]),
WILL_FIRE_RL_cache_sendRsStToDma ?
cache_rsStToDmaQ_enqReq_lat_0$wget[3:0] :
cache_rsStToDmaQ_enqReq_rl[3:0] } ;
assign cache_rsStToDmaQ_data_0$EN =
cache_rsStToDmaQ_enqP == 1'd0 &&
NOT_cache_rsStToDmaQ_clearReq_dummy2_1_read__5_ETC___d760 &&
cache_rsStToDmaQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rsStToDmaQ_enqReq_lat_1_whas__95_THEN_ETC___d704 ;
// register cache_rsStToDmaQ_data_1
assign cache_rsStToDmaQ_data_1$D_IN = cache_rsStToDmaQ_data_0$D_IN ;
assign cache_rsStToDmaQ_data_1$EN =
cache_rsStToDmaQ_enqP == 1'd1 &&
NOT_cache_rsStToDmaQ_clearReq_dummy2_1_read__5_ETC___d760 &&
cache_rsStToDmaQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rsStToDmaQ_enqReq_lat_1_whas__95_THEN_ETC___d704 ;
// register cache_rsStToDmaQ_deqP
assign cache_rsStToDmaQ_deqP$D_IN =
NOT_cache_rsStToDmaQ_clearReq_dummy2_1_read__5_ETC___d760 &&
_theResult_____2__h132276 ;
assign cache_rsStToDmaQ_deqP$EN = 1'd1 ;
// register cache_rsStToDmaQ_deqReq_rl
assign cache_rsStToDmaQ_deqReq_rl$D_IN = 1'd0 ;
assign cache_rsStToDmaQ_deqReq_rl$EN = 1'd1 ;
// register cache_rsStToDmaQ_empty
assign cache_rsStToDmaQ_empty$D_IN =
cache_rsStToDmaQ_clearReq_dummy2_1$Q_OUT &&
cache_rsStToDmaQ_clearReq_rl ||
IF_cache_rsStToDmaQ_deqReq_dummy2_2_read__69_A_ETC___d777 &&
NOT_cache_rsStToDmaQ_enqReq_dummy2_2_read__61__ETC___d795 ;
assign cache_rsStToDmaQ_empty$EN = 1'd1 ;
// register cache_rsStToDmaQ_enqP
assign cache_rsStToDmaQ_enqP$D_IN =
NOT_cache_rsStToDmaQ_clearReq_dummy2_1_read__5_ETC___d760 &&
v__h131518 ;
assign cache_rsStToDmaQ_enqP$EN = 1'd1 ;
// register cache_rsStToDmaQ_enqReq_rl
assign cache_rsStToDmaQ_enqReq_rl$D_IN = 6'b001010 ;
assign cache_rsStToDmaQ_enqReq_rl$EN = 1'd1 ;
// register cache_rsStToDmaQ_full
assign cache_rsStToDmaQ_full$D_IN =
NOT_cache_rsStToDmaQ_clearReq_dummy2_1_read__5_ETC___d760 &&
IF_cache_rsStToDmaQ_deqReq_dummy2_2_read__69_A_ETC___d777 &&
cache_rsStToDmaQ_enqReq_dummy2_2_read__61_AND__ETC___d787 ;
assign cache_rsStToDmaQ_full$EN = 1'd1 ;
// register cache_rsToCIndexQ_clearReq_rl
assign cache_rsToCIndexQ_clearReq_rl$D_IN = 1'd0 ;
assign cache_rsToCIndexQ_clearReq_rl$EN = 1'd1 ;
// register cache_rsToCIndexQ_data_0
assign cache_rsToCIndexQ_data_0$D_IN =
cache_rsToCIndexQ_enqReq_lat_0$whas ?
cache_rsToCIndexQ_enqReq_lat_0$wget[5:0] :
cache_rsToCIndexQ_enqReq_rl[5:0] ;
assign cache_rsToCIndexQ_data_0$EN =
cache_rsToCIndexQ_enqP == 4'd0 &&
NOT_cache_rsToCIndexQ_clearReq_dummy2_1_read___ETC___d1225 &&
cache_rsToCIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rsToCIndexQ_enqReq_lat_1_whas__159_TH_ETC___d1168 ;
// register cache_rsToCIndexQ_data_1
assign cache_rsToCIndexQ_data_1$D_IN = cache_rsToCIndexQ_data_0$D_IN ;
assign cache_rsToCIndexQ_data_1$EN =
cache_rsToCIndexQ_enqP == 4'd1 &&
NOT_cache_rsToCIndexQ_clearReq_dummy2_1_read___ETC___d1225 &&
cache_rsToCIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rsToCIndexQ_enqReq_lat_1_whas__159_TH_ETC___d1168 ;
// register cache_rsToCIndexQ_data_10
assign cache_rsToCIndexQ_data_10$D_IN = cache_rsToCIndexQ_data_0$D_IN ;
assign cache_rsToCIndexQ_data_10$EN =
cache_rsToCIndexQ_enqP == 4'd10 &&
NOT_cache_rsToCIndexQ_clearReq_dummy2_1_read___ETC___d1225 &&
cache_rsToCIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rsToCIndexQ_enqReq_lat_1_whas__159_TH_ETC___d1168 ;
// register cache_rsToCIndexQ_data_11
assign cache_rsToCIndexQ_data_11$D_IN = cache_rsToCIndexQ_data_0$D_IN ;
assign cache_rsToCIndexQ_data_11$EN =
cache_rsToCIndexQ_enqP == 4'd11 &&
NOT_cache_rsToCIndexQ_clearReq_dummy2_1_read___ETC___d1225 &&
cache_rsToCIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rsToCIndexQ_enqReq_lat_1_whas__159_TH_ETC___d1168 ;
// register cache_rsToCIndexQ_data_12
assign cache_rsToCIndexQ_data_12$D_IN = cache_rsToCIndexQ_data_0$D_IN ;
assign cache_rsToCIndexQ_data_12$EN =
cache_rsToCIndexQ_enqP == 4'd12 &&
NOT_cache_rsToCIndexQ_clearReq_dummy2_1_read___ETC___d1225 &&
cache_rsToCIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rsToCIndexQ_enqReq_lat_1_whas__159_TH_ETC___d1168 ;
// register cache_rsToCIndexQ_data_13
assign cache_rsToCIndexQ_data_13$D_IN = cache_rsToCIndexQ_data_0$D_IN ;
assign cache_rsToCIndexQ_data_13$EN =
cache_rsToCIndexQ_enqP == 4'd13 &&
NOT_cache_rsToCIndexQ_clearReq_dummy2_1_read___ETC___d1225 &&
cache_rsToCIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rsToCIndexQ_enqReq_lat_1_whas__159_TH_ETC___d1168 ;
// register cache_rsToCIndexQ_data_14
assign cache_rsToCIndexQ_data_14$D_IN = cache_rsToCIndexQ_data_0$D_IN ;
assign cache_rsToCIndexQ_data_14$EN =
cache_rsToCIndexQ_enqP == 4'd14 &&
NOT_cache_rsToCIndexQ_clearReq_dummy2_1_read___ETC___d1225 &&
cache_rsToCIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rsToCIndexQ_enqReq_lat_1_whas__159_TH_ETC___d1168 ;
// register cache_rsToCIndexQ_data_15
assign cache_rsToCIndexQ_data_15$D_IN = cache_rsToCIndexQ_data_0$D_IN ;
assign cache_rsToCIndexQ_data_15$EN =
cache_rsToCIndexQ_enqP == 4'd15 &&
NOT_cache_rsToCIndexQ_clearReq_dummy2_1_read___ETC___d1225 &&
cache_rsToCIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rsToCIndexQ_enqReq_lat_1_whas__159_TH_ETC___d1168 ;
// register cache_rsToCIndexQ_data_2
assign cache_rsToCIndexQ_data_2$D_IN = cache_rsToCIndexQ_data_0$D_IN ;
assign cache_rsToCIndexQ_data_2$EN =
cache_rsToCIndexQ_enqP == 4'd2 &&
NOT_cache_rsToCIndexQ_clearReq_dummy2_1_read___ETC___d1225 &&
cache_rsToCIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rsToCIndexQ_enqReq_lat_1_whas__159_TH_ETC___d1168 ;
// register cache_rsToCIndexQ_data_3
assign cache_rsToCIndexQ_data_3$D_IN = cache_rsToCIndexQ_data_0$D_IN ;
assign cache_rsToCIndexQ_data_3$EN =
cache_rsToCIndexQ_enqP == 4'd3 &&
NOT_cache_rsToCIndexQ_clearReq_dummy2_1_read___ETC___d1225 &&
cache_rsToCIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rsToCIndexQ_enqReq_lat_1_whas__159_TH_ETC___d1168 ;
// register cache_rsToCIndexQ_data_4
assign cache_rsToCIndexQ_data_4$D_IN = cache_rsToCIndexQ_data_0$D_IN ;
assign cache_rsToCIndexQ_data_4$EN =
cache_rsToCIndexQ_enqP == 4'd4 &&
NOT_cache_rsToCIndexQ_clearReq_dummy2_1_read___ETC___d1225 &&
cache_rsToCIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rsToCIndexQ_enqReq_lat_1_whas__159_TH_ETC___d1168 ;
// register cache_rsToCIndexQ_data_5
assign cache_rsToCIndexQ_data_5$D_IN = cache_rsToCIndexQ_data_0$D_IN ;
assign cache_rsToCIndexQ_data_5$EN =
cache_rsToCIndexQ_enqP == 4'd5 &&
NOT_cache_rsToCIndexQ_clearReq_dummy2_1_read___ETC___d1225 &&
cache_rsToCIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rsToCIndexQ_enqReq_lat_1_whas__159_TH_ETC___d1168 ;
// register cache_rsToCIndexQ_data_6
assign cache_rsToCIndexQ_data_6$D_IN = cache_rsToCIndexQ_data_0$D_IN ;
assign cache_rsToCIndexQ_data_6$EN =
cache_rsToCIndexQ_enqP == 4'd6 &&
NOT_cache_rsToCIndexQ_clearReq_dummy2_1_read___ETC___d1225 &&
cache_rsToCIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rsToCIndexQ_enqReq_lat_1_whas__159_TH_ETC___d1168 ;
// register cache_rsToCIndexQ_data_7
assign cache_rsToCIndexQ_data_7$D_IN = cache_rsToCIndexQ_data_0$D_IN ;
assign cache_rsToCIndexQ_data_7$EN =
cache_rsToCIndexQ_enqP == 4'd7 &&
NOT_cache_rsToCIndexQ_clearReq_dummy2_1_read___ETC___d1225 &&
cache_rsToCIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rsToCIndexQ_enqReq_lat_1_whas__159_TH_ETC___d1168 ;
// register cache_rsToCIndexQ_data_8
assign cache_rsToCIndexQ_data_8$D_IN = cache_rsToCIndexQ_data_0$D_IN ;
assign cache_rsToCIndexQ_data_8$EN =
cache_rsToCIndexQ_enqP == 4'd8 &&
NOT_cache_rsToCIndexQ_clearReq_dummy2_1_read___ETC___d1225 &&
cache_rsToCIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rsToCIndexQ_enqReq_lat_1_whas__159_TH_ETC___d1168 ;
// register cache_rsToCIndexQ_data_9
assign cache_rsToCIndexQ_data_9$D_IN = cache_rsToCIndexQ_data_0$D_IN ;
assign cache_rsToCIndexQ_data_9$EN =
cache_rsToCIndexQ_enqP == 4'd9 &&
NOT_cache_rsToCIndexQ_clearReq_dummy2_1_read___ETC___d1225 &&
cache_rsToCIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rsToCIndexQ_enqReq_lat_1_whas__159_TH_ETC___d1168 ;
// register cache_rsToCIndexQ_deqP
assign cache_rsToCIndexQ_deqP$D_IN =
(cache_rsToCIndexQ_clearReq_dummy2_1$Q_OUT &&
cache_rsToCIndexQ_clearReq_rl) ?
4'd0 :
_theResult_____2__h227970 ;
assign cache_rsToCIndexQ_deqP$EN = 1'd1 ;
// register cache_rsToCIndexQ_deqReq_rl
assign cache_rsToCIndexQ_deqReq_rl$D_IN = 1'd0 ;
assign cache_rsToCIndexQ_deqReq_rl$EN = 1'd1 ;
// register cache_rsToCIndexQ_empty
assign cache_rsToCIndexQ_empty$D_IN =
cache_rsToCIndexQ_clearReq_dummy2_1$Q_OUT &&
cache_rsToCIndexQ_clearReq_rl ||
IF_cache_rsToCIndexQ_deqReq_dummy2_2_read__213_ETC___d1226 &&
NOT_cache_rsToCIndexQ_enqReq_dummy2_2_read__20_ETC___d1243 ;
assign cache_rsToCIndexQ_empty$EN = 1'd1 ;
// register cache_rsToCIndexQ_enqP
assign cache_rsToCIndexQ_enqP$D_IN =
(cache_rsToCIndexQ_clearReq_dummy2_1$Q_OUT &&
cache_rsToCIndexQ_clearReq_rl) ?
4'd0 :
v__h225834 ;
assign cache_rsToCIndexQ_enqP$EN = 1'd1 ;
// register cache_rsToCIndexQ_enqReq_rl
assign cache_rsToCIndexQ_enqReq_rl$D_IN = 7'b0101010 ;
assign cache_rsToCIndexQ_enqReq_rl$EN = 1'd1 ;
// register cache_rsToCIndexQ_full
assign cache_rsToCIndexQ_full$D_IN =
NOT_cache_rsToCIndexQ_clearReq_dummy2_1_read___ETC___d1225 &&
IF_cache_rsToCIndexQ_deqReq_dummy2_2_read__213_ETC___d1226 &&
cache_rsToCIndexQ_enqReq_dummy2_2_read__205_AN_ETC___d1236 ;
assign cache_rsToCIndexQ_full$EN = 1'd1 ;
// register cache_toCQ_clearReq_rl
assign cache_toCQ_clearReq_rl$D_IN = 1'd0 ;
assign cache_toCQ_clearReq_rl$EN = 1'd1 ;
// register cache_toCQ_data_0
assign cache_toCQ_data_0$D_IN =
{ !cache_toCQ_enqReq_dummy2_2$Q_OUT ||
IF_cache_toCQ_enqReq_lat_1_whas__44_THEN_NOT_c_ETC___d260 ||
(cache_toCQ_enqReq_lat_0$whas ?
cache_toCQ_enqReq_lat_0$wget[583] :
cache_toCQ_enqReq_rl[583]),
IF_cache_toCQ_enqReq_dummy2_2_read__64_AND_IF__ETC___d419 } ;
assign cache_toCQ_data_0$EN =
cache_toCQ_enqP == 1'd0 &&
NOT_cache_toCQ_clearReq_dummy2_1_read__58_59_O_ETC___d363 &&
cache_toCQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_toCQ_enqReq_lat_1_whas__44_THEN_cache_ETC___d253 ;
// register cache_toCQ_data_1
assign cache_toCQ_data_1$D_IN = cache_toCQ_data_0$D_IN ;
assign cache_toCQ_data_1$EN =
cache_toCQ_enqP == 1'd1 &&
NOT_cache_toCQ_clearReq_dummy2_1_read__58_59_O_ETC___d363 &&
cache_toCQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_toCQ_enqReq_lat_1_whas__44_THEN_cache_ETC___d253 ;
// register cache_toCQ_deqP
assign cache_toCQ_deqP$D_IN =
NOT_cache_toCQ_clearReq_dummy2_1_read__58_59_O_ETC___d363 &&
_theResult_____2__h35530 ;
assign cache_toCQ_deqP$EN = 1'd1 ;
// register cache_toCQ_deqReq_rl
assign cache_toCQ_deqReq_rl$D_IN = 1'd0 ;
assign cache_toCQ_deqReq_rl$EN = 1'd1 ;
// register cache_toCQ_empty
assign cache_toCQ_empty$D_IN =
cache_toCQ_clearReq_dummy2_1$Q_OUT && cache_toCQ_clearReq_rl ||
IF_cache_toCQ_deqReq_dummy2_2_read__72_AND_IF__ETC___d380 &&
NOT_cache_toCQ_enqReq_dummy2_2_read__64_94_OR__ETC___d398 ;
assign cache_toCQ_empty$EN = 1'd1 ;
// register cache_toCQ_enqP
assign cache_toCQ_enqP$D_IN =
NOT_cache_toCQ_clearReq_dummy2_1_read__58_59_O_ETC___d363 &&
v__h30456 ;
assign cache_toCQ_enqP$EN = 1'd1 ;
// register cache_toCQ_enqReq_rl
assign cache_toCQ_enqReq_rl$D_IN =
585'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA ;
assign cache_toCQ_enqReq_rl$EN = 1'd1 ;
// register cache_toCQ_full
assign cache_toCQ_full$D_IN =
NOT_cache_toCQ_clearReq_dummy2_1_read__58_59_O_ETC___d363 &&
IF_cache_toCQ_deqReq_dummy2_2_read__72_AND_IF__ETC___d380 &&
cache_toCQ_enqReq_dummy2_2_read__64_AND_IF_cac_ETC___d390 ;
assign cache_toCQ_full$EN = 1'd1 ;
// register cache_toMQ_clearReq_rl
assign cache_toMQ_clearReq_rl$D_IN = 1'd0 ;
assign cache_toMQ_clearReq_rl$EN = 1'd1 ;
// register cache_toMQ_data_0
assign cache_toMQ_data_0$D_IN =
{ !cache_toMQ_enqReq_dummy2_2$Q_OUT ||
IF_cache_toMQ_enqReq_lat_1_whas__12_THEN_NOT_c_ETC___d828 ||
(cache_toMQ_enqReq_lat_0$whas ?
cache_toMQ_enqReq_lat_0$wget[640] :
cache_toMQ_enqReq_rl[640]),
IF_cache_toMQ_enqReq_dummy2_2_read__86_AND_IF__ETC___d931 } ;
assign cache_toMQ_data_0$EN =
cache_toMQ_enqP == 1'd0 &&
NOT_cache_toMQ_clearReq_dummy2_1_read__80_81_O_ETC___d885 &&
cache_toMQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_toMQ_enqReq_lat_1_whas__12_THEN_cache_ETC___d821 ;
// register cache_toMQ_data_1
assign cache_toMQ_data_1$D_IN = cache_toMQ_data_0$D_IN ;
assign cache_toMQ_data_1$EN =
cache_toMQ_enqP == 1'd1 &&
NOT_cache_toMQ_clearReq_dummy2_1_read__80_81_O_ETC___d885 &&
cache_toMQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_toMQ_enqReq_lat_1_whas__12_THEN_cache_ETC___d821 ;
// register cache_toMQ_deqP
assign cache_toMQ_deqP$D_IN =
NOT_cache_toMQ_clearReq_dummy2_1_read__80_81_O_ETC___d885 &&
_theResult_____2__h193500 ;
assign cache_toMQ_deqP$EN = 1'd1 ;
// register cache_toMQ_deqReq_rl
assign cache_toMQ_deqReq_rl$D_IN = 1'd0 ;
assign cache_toMQ_deqReq_rl$EN = 1'd1 ;
// register cache_toMQ_empty
assign cache_toMQ_empty$D_IN =
cache_toMQ_clearReq_dummy2_1$Q_OUT && cache_toMQ_clearReq_rl ||
IF_cache_toMQ_deqReq_dummy2_2_read__94_AND_IF__ETC___d902 &&
NOT_cache_toMQ_enqReq_dummy2_2_read__86_16_OR__ETC___d920 ;
assign cache_toMQ_empty$EN = 1'd1 ;
// register cache_toMQ_enqP
assign cache_toMQ_enqP$D_IN =
NOT_cache_toMQ_clearReq_dummy2_1_read__80_81_O_ETC___d885 &&
v__h158088 ;
assign cache_toMQ_enqP$EN = 1'd1 ;
// register cache_toMQ_enqReq_rl
assign cache_toMQ_enqReq_rl$D_IN =
642'h055555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555554AAAAAAAAAAAAAAAAA ;
assign cache_toMQ_enqReq_rl$EN = 1'd1 ;
// register cache_toMQ_full
assign cache_toMQ_full$D_IN =
NOT_cache_toMQ_clearReq_dummy2_1_read__80_81_O_ETC___d885 &&
IF_cache_toMQ_deqReq_dummy2_2_read__94_AND_IF__ETC___d902 &&
cache_toMQ_enqReq_dummy2_2_read__86_AND_IF_cac_ETC___d912 ;
assign cache_toMQ_full$EN = 1'd1 ;
// register cache_whichCRq
assign cache_whichCRq$D_IN =
(cache_whichCRq == 4'd15) ? 4'd0 : cache_whichCRq + 4'd1 ;
assign cache_whichCRq$EN = CAN_FIRE_RL_cache_sendRqToC ;
// register perfReqQ_clearReq_rl
assign perfReqQ_clearReq_rl$D_IN = 1'd0 ;
assign perfReqQ_clearReq_rl$EN = 1'd1 ;
// register perfReqQ_data_0
assign perfReqQ_data_0$D_IN =
EN_perf_req ?
perfReqQ_enqReq_lat_0$wget[3:0] :
perfReqQ_enqReq_rl[3:0] ;
assign perfReqQ_data_0$EN =
NOT_perfReqQ_clearReq_dummy2_1_read__493_494_O_ETC___d3498 &&
perfReqQ_enqReq_dummy2_2$Q_OUT &&
IF_perfReqQ_enqReq_lat_1_whas__449_THEN_perfRe_ETC___d3458 ;
// register perfReqQ_deqReq_rl
assign perfReqQ_deqReq_rl$D_IN = 1'd0 ;
assign perfReqQ_deqReq_rl$EN = 1'd1 ;
// register perfReqQ_empty
assign perfReqQ_empty$D_IN =
perfReqQ_clearReq_dummy2_1$Q_OUT && perfReqQ_clearReq_rl ||
NOT_perfReqQ_enqReq_dummy2_2_read__499_514_OR__ETC___d3519 ;
assign perfReqQ_empty$EN = 1'd1 ;
// register perfReqQ_enqReq_rl
assign perfReqQ_enqReq_rl$D_IN = 5'b01010 ;
assign perfReqQ_enqReq_rl$EN = 1'd1 ;
// register perfReqQ_full
assign perfReqQ_full$D_IN =
NOT_perfReqQ_clearReq_dummy2_1_read__493_494_O_ETC___d3498 &&
perfReqQ_enqReq_dummy2_2_read__499_AND_IF_perf_ETC___d3511 ;
assign perfReqQ_full$EN = 1'd1 ;
// submodule cache_cRqMshr
assign cache_cRqMshr$mRsDeq_setData_d =
{ 1'd1,
SEL_ARR_cache_rsFromMQ_data_0_234_BITS_516_TO__ETC___d2285 } ;
assign cache_cRqMshr$mRsDeq_setData_n =
MUX_cache_cRqMshr$transfer_getRq_1__VAL_2 ;
assign cache_cRqMshr$pipelineResp_getAddrSucc_n =
(cache_pipeline$first[582:581] == 2'd0) ?
cache_pipeline$first[580:577] :
(cache_pipeline$first[517] ?
cache_pipeline$first[516:513] :
4'd0) ;
assign cache_cRqMshr$pipelineResp_getData_n =
WILL_FIRE_RL_cache_pipelineResp_cRq ?
cache_pipeline$first[580:577] :
cache_pipeline$first[516:513] ;
assign cache_cRqMshr$pipelineResp_getRepSucc_n =
cache_cRqMshr$pipelineResp_getAddrSucc_n ;
assign cache_cRqMshr$pipelineResp_getRq_n =
cache_cRqMshr$pipelineResp_getAddrSucc_n ;
assign cache_cRqMshr$pipelineResp_getSlot_n =
cache_cRqMshr$pipelineResp_getAddrSucc_n ;
assign cache_cRqMshr$pipelineResp_getState_n =
cache_cRqMshr$pipelineResp_getAddrSucc_n ;
assign cache_cRqMshr$pipelineResp_searchEndOfChain_addr =
cache_cRqMshr$pipelineResp_getRq[139:76] ;
assign cache_cRqMshr$pipelineResp_setAddrSucc_n =
cache_cRqMshr$pipelineResp_searchEndOfChain[3:0] ;
assign cache_cRqMshr$pipelineResp_setAddrSucc_succ =
{ 1'd1, cache_pipeline$first[580:577] } ;
always@(MUX_cache_cRqMshr$pipelineResp_setData_1__SEL_1 or
MUX_cache_cRqMshr$pipelineResp_setData_2__VAL_1 or
MUX_cache_cRqMshr$pipelineResp_setData_1__SEL_2 or
MUX_cache_cRqMshr$pipelineResp_setData_2__VAL_2 or
WILL_FIRE_RL_cache_pipelineResp_mRs or
MUX_cache_cRqMshr$pipelineResp_setData_2__VAL_3)
begin
case (1'b1) // synopsys parallel_case
MUX_cache_cRqMshr$pipelineResp_setData_1__SEL_1:
cache_cRqMshr$pipelineResp_setData_d =
MUX_cache_cRqMshr$pipelineResp_setData_2__VAL_1;
MUX_cache_cRqMshr$pipelineResp_setData_1__SEL_2:
cache_cRqMshr$pipelineResp_setData_d =
MUX_cache_cRqMshr$pipelineResp_setData_2__VAL_2;
WILL_FIRE_RL_cache_pipelineResp_mRs:
cache_cRqMshr$pipelineResp_setData_d =
MUX_cache_cRqMshr$pipelineResp_setData_2__VAL_3;
default: cache_cRqMshr$pipelineResp_setData_d =
513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
endcase
end
assign cache_cRqMshr$pipelineResp_setData_n =
(MUX_cache_cRqMshr$pipelineResp_setData_1__SEL_2 ||
WILL_FIRE_RL_cache_pipelineResp_mRs) ?
cache_pipeline$first[516:513] :
cache_pipeline$first[580:577] ;
assign cache_cRqMshr$pipelineResp_setRepSucc_n =
cache_pipeline$first[516:513] ;
assign cache_cRqMshr$pipelineResp_setRepSucc_succ =
{ 1'd1, cache_pipeline$first[580:577] } ;
assign cache_cRqMshr$pipelineResp_setStateSlot_n =
(MUX_cache_cRqMshr$pipelineResp_setStateSlot_1__SEL_1 ||
WILL_FIRE_RL_cache_pipelineResp_mRs) ?
cache_pipeline$first[516:513] :
cache_pipeline$first[580:577] ;
always@(MUX_cache_cRqMshr$pipelineResp_setStateSlot_1__SEL_1 or
MUX_cache_cRqMshr$pipelineResp_setStateSlot_3__VAL_1 or
WILL_FIRE_RL_cache_pipelineResp_cRq or
MUX_cache_cRqMshr$pipelineResp_setStateSlot_3__VAL_2 or
WILL_FIRE_RL_cache_pipelineResp_mRs)
begin
case (1'b1) // synopsys parallel_case
MUX_cache_cRqMshr$pipelineResp_setStateSlot_1__SEL_1:
cache_cRqMshr$pipelineResp_setStateSlot_slot =
MUX_cache_cRqMshr$pipelineResp_setStateSlot_3__VAL_1;
WILL_FIRE_RL_cache_pipelineResp_cRq:
cache_cRqMshr$pipelineResp_setStateSlot_slot =
MUX_cache_cRqMshr$pipelineResp_setStateSlot_3__VAL_2;
WILL_FIRE_RL_cache_pipelineResp_mRs:
cache_cRqMshr$pipelineResp_setStateSlot_slot =
61'h0AAAAAAAAAAAAAAA /* unspecified value */ ;
default: cache_cRqMshr$pipelineResp_setStateSlot_slot =
61'h0AAAAAAAAAAAAAAA /* unspecified value */ ;
endcase
end
always@(MUX_cache_cRqMshr$pipelineResp_setStateSlot_1__SEL_1 or
MUX_cache_cRqMshr$pipelineResp_setStateSlot_2__VAL_1 or
WILL_FIRE_RL_cache_pipelineResp_cRq or
MUX_cache_cRqMshr$pipelineResp_setStateSlot_2__VAL_2 or
WILL_FIRE_RL_cache_pipelineResp_mRs)
begin
case (1'b1) // synopsys parallel_case
MUX_cache_cRqMshr$pipelineResp_setStateSlot_1__SEL_1:
cache_cRqMshr$pipelineResp_setStateSlot_state =
MUX_cache_cRqMshr$pipelineResp_setStateSlot_2__VAL_1;
WILL_FIRE_RL_cache_pipelineResp_cRq:
cache_cRqMshr$pipelineResp_setStateSlot_state =
MUX_cache_cRqMshr$pipelineResp_setStateSlot_2__VAL_2;
WILL_FIRE_RL_cache_pipelineResp_mRs:
cache_cRqMshr$pipelineResp_setStateSlot_state = 3'd4;
default: cache_cRqMshr$pipelineResp_setStateSlot_state =
3'b010 /* unspecified value */ ;
endcase
end
assign cache_cRqMshr$sendRqToC_getRq_n =
cache_cRqMshr$sendRqToC_searchNeedRqChild[3:0] ;
assign cache_cRqMshr$sendRqToC_getSlot_n =
cache_cRqMshr$sendRqToC_searchNeedRqChild[3:0] ;
assign cache_cRqMshr$sendRqToC_getState_n =
cache_cRqMshr$sendRqToC_searchNeedRqChild[3:0] ;
assign cache_cRqMshr$sendRqToC_searchNeedRqChild_suggestIdx =
{ 1'd1, cache_whichCRq } ;
assign cache_cRqMshr$sendRqToC_setSlot_n =
cache_cRqMshr$sendRqToC_searchNeedRqChild[3:0] ;
assign cache_cRqMshr$sendRqToC_setSlot_s =
{ cache_cRqMshr$sendRqToC_getSlot[60:8],
(cache_cRqMshr$sendRqToC_getSlot[3:2] == 2'd1 &&
cache_cRqMshr$sendRqToC_getSlot[7:6] == 2'd0) ?
4'd2 :
IF_IF_NOT_cache_cRqMshr_sendRqToC_getSlot_IF_c_ETC___d2517,
(child__h280155 &&
cache_cRqMshr$sendRqToC_getSlot[3:2] == 2'd0) ?
4'd2 :
IF_IF_NOT_cache_cRqMshr_sendRqToC_getSlot_IF_c_ETC___d2525 } ;
assign cache_cRqMshr$sendRsToDmaC_getData_n =
WILL_FIRE_RL_cache_sendRsLdToDma ?
cache_rsLdToDmaIndexQ$D_OUT :
MUX_cache_cRqMshr$sendRsToDmaC_getData_1__VAL_2 ;
always@(WILL_FIRE_RL_cache_sendRsLdToDma or
cache_rsLdToDmaIndexQ$D_OUT or
WILL_FIRE_RL_cache_sendRsToC or
MUX_cache_cRqMshr$sendRsToDmaC_getData_1__VAL_2 or
WILL_FIRE_RL_cache_sendRsStToDma or cache_rsStToDmaIndexQ$D_OUT)
begin
case (1'b1) // synopsys parallel_case
WILL_FIRE_RL_cache_sendRsLdToDma:
cache_cRqMshr$sendRsToDmaC_getRq_n = cache_rsLdToDmaIndexQ$D_OUT;
WILL_FIRE_RL_cache_sendRsToC:
cache_cRqMshr$sendRsToDmaC_getRq_n =
MUX_cache_cRqMshr$sendRsToDmaC_getData_1__VAL_2;
WILL_FIRE_RL_cache_sendRsStToDma:
cache_cRqMshr$sendRsToDmaC_getRq_n = cache_rsStToDmaIndexQ$D_OUT;
default: cache_cRqMshr$sendRsToDmaC_getRq_n =
4'b1010 /* unspecified value */ ;
endcase
end
always@(WILL_FIRE_RL_cache_sendRsLdToDma or
cache_rsLdToDmaIndexQ$D_OUT or
WILL_FIRE_RL_cache_sendRsToC or
MUX_cache_cRqMshr$sendRsToDmaC_getData_1__VAL_2 or
WILL_FIRE_RL_cache_sendRsStToDma or cache_rsStToDmaIndexQ$D_OUT)
begin
case (1'b1) // synopsys parallel_case
WILL_FIRE_RL_cache_sendRsLdToDma:
cache_cRqMshr$sendRsToDmaC_releaseEntry_n =
cache_rsLdToDmaIndexQ$D_OUT;
WILL_FIRE_RL_cache_sendRsToC:
cache_cRqMshr$sendRsToDmaC_releaseEntry_n =
MUX_cache_cRqMshr$sendRsToDmaC_getData_1__VAL_2;
WILL_FIRE_RL_cache_sendRsStToDma:
cache_cRqMshr$sendRsToDmaC_releaseEntry_n =
cache_rsStToDmaIndexQ$D_OUT;
default: cache_cRqMshr$sendRsToDmaC_releaseEntry_n =
4'b1010 /* unspecified value */ ;
endcase
end
assign cache_cRqMshr$sendToM_getData_n = cache_toMInfoQ$D_OUT[5:2] ;
assign cache_cRqMshr$sendToM_getRq_n = cache_toMInfoQ$D_OUT[5:2] ;
assign cache_cRqMshr$sendToM_getSlot_n = cache_toMInfoQ$D_OUT[5:2] ;
assign cache_cRqMshr$transfer_getEmptyEntryInit_d =
WILL_FIRE_RL_cache_cRqTransfer_new_child ?
513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
MUX_cache_cRqMshr$transfer_getEmptyEntryInit_2__VAL_2 ;
assign cache_cRqMshr$transfer_getEmptyEntryInit_r =
WILL_FIRE_RL_cache_cRqTransfer_new_child ?
MUX_cache_cRqMshr$transfer_getEmptyEntryInit_1__VAL_1 :
MUX_cache_cRqMshr$transfer_getEmptyEntryInit_1__VAL_2 ;
assign cache_cRqMshr$transfer_getRq_n =
WILL_FIRE_RL_cache_cRqTransfer_retry ?
x__h230768 :
MUX_cache_cRqMshr$transfer_getRq_1__VAL_2 ;
assign cache_cRqMshr$transfer_getSlot_n =
MUX_cache_cRqMshr$transfer_getRq_1__VAL_2 ;
assign cache_cRqMshr$transfer_hasEmptyEntry_r = 140'h0 ;
assign cache_cRqMshr$EN_transfer_getEmptyEntryInit =
WILL_FIRE_RL_cache_cRqTransfer_new_child ||
WILL_FIRE_RL_cache_cRqTransfer_new_dma ;
assign cache_cRqMshr$EN_mRsDeq_setData =
CAN_FIRE_RL_cache_mRsDeq_nonRefill ;
assign cache_cRqMshr$EN_sendRsToDmaC_releaseEntry =
WILL_FIRE_RL_cache_sendRsLdToDma ||
WILL_FIRE_RL_cache_sendRsToC ||
WILL_FIRE_RL_cache_sendRsStToDma ;
assign cache_cRqMshr$EN_sendRqToC_setSlot = CAN_FIRE_RL_cache_sendRqToC ;
assign cache_cRqMshr$EN_pipelineResp_setData =
WILL_FIRE_RL_cache_pipelineResp_cRq &&
cache_pipeline_first__533_BIT_517_534_AND_cach_ETC___d3042 ||
WILL_FIRE_RL_cache_pipelineResp_cRs &&
cache_pipeline$first[517] &&
cache_pipeline_first__533_BIT_512_142_AND_IF_S_ETC___d3424 ||
WILL_FIRE_RL_cache_pipelineResp_mRs ;
assign cache_cRqMshr$EN_pipelineResp_setStateSlot =
WILL_FIRE_RL_cache_pipelineResp_cRs &&
cache_pipeline$first[517] ||
WILL_FIRE_RL_cache_pipelineResp_cRq ||
WILL_FIRE_RL_cache_pipelineResp_mRs ;
assign cache_cRqMshr$EN_pipelineResp_setAddrSucc =
WILL_FIRE_RL_cache_pipelineResp_cRq &&
(cache_pipeline$first[517] &&
!cache_pipeline_first__533_BITS_516_TO_513_535__ETC___d2537 &&
cache_cRqMshr$pipelineResp_searchEndOfChain[4] ||
!cache_pipeline$first[517] &&
cache_cRqMshr$pipelineResp_searchEndOfChain[4] &&
cache_cRqMshr$pipelineResp_getState == 3'd1) ;
assign cache_cRqMshr$EN_pipelineResp_setRepSucc =
WILL_FIRE_RL_cache_pipelineResp_cRq &&
cache_pipeline$first[517] &&
!cache_pipeline_first__533_BITS_516_TO_513_535__ETC___d2537 &&
!cache_cRqMshr$pipelineResp_searchEndOfChain[4] ;
assign cache_cRqMshr$EN_stuck_get = EN_cRqStuck_get ;
// submodule cache_cRqRetryIndexQ_clearReq_dummy2_0
assign cache_cRqRetryIndexQ_clearReq_dummy2_0$D_IN = 1'b0 ;
assign cache_cRqRetryIndexQ_clearReq_dummy2_0$EN = 1'b0 ;
// submodule cache_cRqRetryIndexQ_clearReq_dummy2_1
assign cache_cRqRetryIndexQ_clearReq_dummy2_1$D_IN = 1'd1 ;
assign cache_cRqRetryIndexQ_clearReq_dummy2_1$EN = 1'd1 ;
// submodule cache_cRqRetryIndexQ_deqReq_dummy2_0
assign cache_cRqRetryIndexQ_deqReq_dummy2_0$D_IN = 1'd1 ;
assign cache_cRqRetryIndexQ_deqReq_dummy2_0$EN =
WILL_FIRE_RL_cache_cRqTransfer_retry ;
// submodule cache_cRqRetryIndexQ_deqReq_dummy2_1
assign cache_cRqRetryIndexQ_deqReq_dummy2_1$D_IN = 1'b0 ;
assign cache_cRqRetryIndexQ_deqReq_dummy2_1$EN = 1'b0 ;
// submodule cache_cRqRetryIndexQ_deqReq_dummy2_2
assign cache_cRqRetryIndexQ_deqReq_dummy2_2$D_IN = 1'd1 ;
assign cache_cRqRetryIndexQ_deqReq_dummy2_2$EN = 1'd1 ;
// submodule cache_cRqRetryIndexQ_enqReq_dummy2_0
assign cache_cRqRetryIndexQ_enqReq_dummy2_0$D_IN = 1'd1 ;
assign cache_cRqRetryIndexQ_enqReq_dummy2_0$EN =
WILL_FIRE_RL_cache_pipelineResp_cRq &&
NOT_cache_pipeline_first__533_BIT_517_534_031__ETC___d3119 ||
WILL_FIRE_RL_cache_pipelineResp_cRs &&
cache_pipeline$first[517] &&
cache_pipeline_first__533_BIT_512_142_AND_IF_S_ETC___d3430 ;
// submodule cache_cRqRetryIndexQ_enqReq_dummy2_1
assign cache_cRqRetryIndexQ_enqReq_dummy2_1$D_IN = 1'b0 ;
assign cache_cRqRetryIndexQ_enqReq_dummy2_1$EN = 1'b0 ;
// submodule cache_cRqRetryIndexQ_enqReq_dummy2_2
assign cache_cRqRetryIndexQ_enqReq_dummy2_2$D_IN = 1'd1 ;
assign cache_cRqRetryIndexQ_enqReq_dummy2_2$EN = 1'd1 ;
// submodule cache_pipeline
always@(WILL_FIRE_RL_cache_pipelineResp_cRq or
MUX_cache_pipeline$deqWrite_1__VAL_1 or
WILL_FIRE_RL_cache_pipelineResp_mRs or
cache_cRqMshr$pipelineResp_getAddrSucc or
WILL_FIRE_RL_cache_pipelineResp_cRs or
MUX_cache_pipeline$deqWrite_1__VAL_3)
begin
case (1'b1) // synopsys parallel_case
WILL_FIRE_RL_cache_pipelineResp_cRq:
cache_pipeline$deqWrite_swapRq =
MUX_cache_pipeline$deqWrite_1__VAL_1;
WILL_FIRE_RL_cache_pipelineResp_mRs:
cache_pipeline$deqWrite_swapRq =
cache_cRqMshr$pipelineResp_getAddrSucc;
WILL_FIRE_RL_cache_pipelineResp_cRs:
cache_pipeline$deqWrite_swapRq =
MUX_cache_pipeline$deqWrite_1__VAL_3;
default: cache_pipeline$deqWrite_swapRq =
5'b01010 /* unspecified value */ ;
endcase
end
always@(WILL_FIRE_RL_cache_pipelineResp_cRq or
MUX_cache_pipeline$deqWrite_3__VAL_1 or
WILL_FIRE_RL_cache_pipelineResp_mRs or
WILL_FIRE_RL_cache_pipelineResp_cRs or
MUX_cache_pipeline$deqWrite_3__VAL_3)
begin
case (1'b1) // synopsys parallel_case
WILL_FIRE_RL_cache_pipelineResp_cRq:
cache_pipeline$deqWrite_updateRep =
MUX_cache_pipeline$deqWrite_3__VAL_1;
WILL_FIRE_RL_cache_pipelineResp_mRs:
cache_pipeline$deqWrite_updateRep = 1'd1;
WILL_FIRE_RL_cache_pipelineResp_cRs:
cache_pipeline$deqWrite_updateRep =
MUX_cache_pipeline$deqWrite_3__VAL_3;
default: cache_pipeline$deqWrite_updateRep =
1'b0 /* unspecified value */ ;
endcase
end
always@(WILL_FIRE_RL_cache_pipelineResp_cRq or
MUX_cache_pipeline$deqWrite_2__VAL_1 or
WILL_FIRE_RL_cache_pipelineResp_mRs or
MUX_cache_pipeline$deqWrite_2__VAL_2 or
WILL_FIRE_RL_cache_pipelineResp_cRs or
MUX_cache_pipeline$deqWrite_2__VAL_3)
begin
case (1'b1) // synopsys parallel_case
WILL_FIRE_RL_cache_pipelineResp_cRq:
cache_pipeline$deqWrite_wrRam =
MUX_cache_pipeline$deqWrite_2__VAL_1;
WILL_FIRE_RL_cache_pipelineResp_mRs:
cache_pipeline$deqWrite_wrRam =
MUX_cache_pipeline$deqWrite_2__VAL_2;
WILL_FIRE_RL_cache_pipelineResp_cRs:
cache_pipeline$deqWrite_wrRam =
MUX_cache_pipeline$deqWrite_2__VAL_3;
default: cache_pipeline$deqWrite_wrRam =
572'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
endcase
end
always@(WILL_FIRE_RL_cache_cRqTransfer_retry or
MUX_cache_pipeline$send_1__VAL_1 or
WILL_FIRE_RL_cache_cRqTransfer_new_child or
MUX_cache_pipeline$send_1__VAL_2 or
WILL_FIRE_RL_cache_cRqTransfer_new_dma or
MUX_cache_pipeline$send_1__VAL_3 or
WILL_FIRE_RL_cache_cRsTransfer or
MUX_cache_pipeline$send_1__VAL_4 or
WILL_FIRE_RL_cache_mRsTransfer or MUX_cache_pipeline$send_1__VAL_5)
begin
case (1'b1) // synopsys parallel_case
WILL_FIRE_RL_cache_cRqTransfer_retry:
cache_pipeline$send_r = MUX_cache_pipeline$send_1__VAL_1;
WILL_FIRE_RL_cache_cRqTransfer_new_child:
cache_pipeline$send_r = MUX_cache_pipeline$send_1__VAL_2;
WILL_FIRE_RL_cache_cRqTransfer_new_dma:
cache_pipeline$send_r = MUX_cache_pipeline$send_1__VAL_3;
WILL_FIRE_RL_cache_cRsTransfer:
cache_pipeline$send_r = MUX_cache_pipeline$send_1__VAL_4;
WILL_FIRE_RL_cache_mRsTransfer:
cache_pipeline$send_r = MUX_cache_pipeline$send_1__VAL_5;
default: cache_pipeline$send_r =
584'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
endcase
end
assign cache_pipeline$EN_send =
WILL_FIRE_RL_cache_cRqTransfer_retry ||
WILL_FIRE_RL_cache_cRqTransfer_new_child ||
WILL_FIRE_RL_cache_cRqTransfer_new_dma ||
WILL_FIRE_RL_cache_cRsTransfer ||
WILL_FIRE_RL_cache_mRsTransfer ;
assign cache_pipeline$EN_deqWrite =
WILL_FIRE_RL_cache_pipelineResp_cRq ||
WILL_FIRE_RL_cache_pipelineResp_mRs ||
WILL_FIRE_RL_cache_pipelineResp_cRs ;
// submodule cache_rqFromCQ_clearReq_dummy2_0
assign cache_rqFromCQ_clearReq_dummy2_0$D_IN = 1'b0 ;
assign cache_rqFromCQ_clearReq_dummy2_0$EN = 1'b0 ;
// submodule cache_rqFromCQ_clearReq_dummy2_1
assign cache_rqFromCQ_clearReq_dummy2_1$D_IN = 1'd1 ;
assign cache_rqFromCQ_clearReq_dummy2_1$EN = 1'd1 ;
// submodule cache_rqFromCQ_deqReq_dummy2_0
assign cache_rqFromCQ_deqReq_dummy2_0$D_IN = 1'd1 ;
assign cache_rqFromCQ_deqReq_dummy2_0$EN =
WILL_FIRE_RL_cache_cRqTransfer_new_child ;
// submodule cache_rqFromCQ_deqReq_dummy2_1
assign cache_rqFromCQ_deqReq_dummy2_1$D_IN = 1'b0 ;
assign cache_rqFromCQ_deqReq_dummy2_1$EN = 1'b0 ;
// submodule cache_rqFromCQ_deqReq_dummy2_2
assign cache_rqFromCQ_deqReq_dummy2_2$D_IN = 1'd1 ;
assign cache_rqFromCQ_deqReq_dummy2_2$EN = 1'd1 ;
// submodule cache_rqFromCQ_enqReq_dummy2_0
assign cache_rqFromCQ_enqReq_dummy2_0$D_IN = 1'd1 ;
assign cache_rqFromCQ_enqReq_dummy2_0$EN = EN_to_child_rqFromC_enq ;
// submodule cache_rqFromCQ_enqReq_dummy2_1
assign cache_rqFromCQ_enqReq_dummy2_1$D_IN = 1'b0 ;
assign cache_rqFromCQ_enqReq_dummy2_1$EN = 1'b0 ;
// submodule cache_rqFromCQ_enqReq_dummy2_2
assign cache_rqFromCQ_enqReq_dummy2_2$D_IN = 1'd1 ;
assign cache_rqFromCQ_enqReq_dummy2_2$EN = 1'd1 ;
// submodule cache_rqFromDmaQ_clearReq_dummy2_0
assign cache_rqFromDmaQ_clearReq_dummy2_0$D_IN = 1'b0 ;
assign cache_rqFromDmaQ_clearReq_dummy2_0$EN = 1'b0 ;
// submodule cache_rqFromDmaQ_clearReq_dummy2_1
assign cache_rqFromDmaQ_clearReq_dummy2_1$D_IN = 1'd1 ;
assign cache_rqFromDmaQ_clearReq_dummy2_1$EN = 1'd1 ;
// submodule cache_rqFromDmaQ_deqReq_dummy2_0
assign cache_rqFromDmaQ_deqReq_dummy2_0$D_IN = 1'd1 ;
assign cache_rqFromDmaQ_deqReq_dummy2_0$EN =
WILL_FIRE_RL_cache_cRqTransfer_new_dma ;
// submodule cache_rqFromDmaQ_deqReq_dummy2_1
assign cache_rqFromDmaQ_deqReq_dummy2_1$D_IN = 1'b0 ;
assign cache_rqFromDmaQ_deqReq_dummy2_1$EN = 1'b0 ;
// submodule cache_rqFromDmaQ_deqReq_dummy2_2
assign cache_rqFromDmaQ_deqReq_dummy2_2$D_IN = 1'd1 ;
assign cache_rqFromDmaQ_deqReq_dummy2_2$EN = 1'd1 ;
// submodule cache_rqFromDmaQ_enqReq_dummy2_0
assign cache_rqFromDmaQ_enqReq_dummy2_0$D_IN = 1'd1 ;
assign cache_rqFromDmaQ_enqReq_dummy2_0$EN = EN_dma_memReq_enq ;
// submodule cache_rqFromDmaQ_enqReq_dummy2_1
assign cache_rqFromDmaQ_enqReq_dummy2_1$D_IN = 1'b0 ;
assign cache_rqFromDmaQ_enqReq_dummy2_1$EN = 1'b0 ;
// submodule cache_rqFromDmaQ_enqReq_dummy2_2
assign cache_rqFromDmaQ_enqReq_dummy2_2$D_IN = 1'd1 ;
assign cache_rqFromDmaQ_enqReq_dummy2_2$EN = 1'd1 ;
// submodule cache_rsFromCQ_clearReq_dummy2_0
assign cache_rsFromCQ_clearReq_dummy2_0$D_IN = 1'b0 ;
assign cache_rsFromCQ_clearReq_dummy2_0$EN = 1'b0 ;
// submodule cache_rsFromCQ_clearReq_dummy2_1
assign cache_rsFromCQ_clearReq_dummy2_1$D_IN = 1'd1 ;
assign cache_rsFromCQ_clearReq_dummy2_1$EN = 1'd1 ;
// submodule cache_rsFromCQ_deqReq_dummy2_0
assign cache_rsFromCQ_deqReq_dummy2_0$D_IN = 1'd1 ;
assign cache_rsFromCQ_deqReq_dummy2_0$EN = WILL_FIRE_RL_cache_cRsTransfer ;
// submodule cache_rsFromCQ_deqReq_dummy2_1
assign cache_rsFromCQ_deqReq_dummy2_1$D_IN = 1'b0 ;
assign cache_rsFromCQ_deqReq_dummy2_1$EN = 1'b0 ;
// submodule cache_rsFromCQ_deqReq_dummy2_2
assign cache_rsFromCQ_deqReq_dummy2_2$D_IN = 1'd1 ;
assign cache_rsFromCQ_deqReq_dummy2_2$EN = 1'd1 ;
// submodule cache_rsFromCQ_enqReq_dummy2_0
assign cache_rsFromCQ_enqReq_dummy2_0$D_IN = 1'd1 ;
assign cache_rsFromCQ_enqReq_dummy2_0$EN = EN_to_child_rsFromC_enq ;
// submodule cache_rsFromCQ_enqReq_dummy2_1
assign cache_rsFromCQ_enqReq_dummy2_1$D_IN = 1'b0 ;
assign cache_rsFromCQ_enqReq_dummy2_1$EN = 1'b0 ;
// submodule cache_rsFromCQ_enqReq_dummy2_2
assign cache_rsFromCQ_enqReq_dummy2_2$D_IN = 1'd1 ;
assign cache_rsFromCQ_enqReq_dummy2_2$EN = 1'd1 ;
// submodule cache_rsFromMQ_clearReq_dummy2_0
assign cache_rsFromMQ_clearReq_dummy2_0$D_IN = 1'b0 ;
assign cache_rsFromMQ_clearReq_dummy2_0$EN = 1'b0 ;
// submodule cache_rsFromMQ_clearReq_dummy2_1
assign cache_rsFromMQ_clearReq_dummy2_1$D_IN = 1'd1 ;
assign cache_rsFromMQ_clearReq_dummy2_1$EN = 1'd1 ;
// submodule cache_rsFromMQ_deqReq_dummy2_0
assign cache_rsFromMQ_deqReq_dummy2_0$D_IN = 1'd1 ;
assign cache_rsFromMQ_deqReq_dummy2_0$EN =
cache_rsFromMQ_deqReq_lat_0$whas ;
// submodule cache_rsFromMQ_deqReq_dummy2_1
assign cache_rsFromMQ_deqReq_dummy2_1$D_IN = 1'b0 ;
assign cache_rsFromMQ_deqReq_dummy2_1$EN = 1'b0 ;
// submodule cache_rsFromMQ_deqReq_dummy2_2
assign cache_rsFromMQ_deqReq_dummy2_2$D_IN = 1'd1 ;
assign cache_rsFromMQ_deqReq_dummy2_2$EN = 1'd1 ;
// submodule cache_rsFromMQ_enqReq_dummy2_0
assign cache_rsFromMQ_enqReq_dummy2_0$D_IN = 1'd1 ;
assign cache_rsFromMQ_enqReq_dummy2_0$EN = EN_to_mem_rsFromM_enq ;
// submodule cache_rsFromMQ_enqReq_dummy2_1
assign cache_rsFromMQ_enqReq_dummy2_1$D_IN = 1'b0 ;
assign cache_rsFromMQ_enqReq_dummy2_1$EN = 1'b0 ;
// submodule cache_rsFromMQ_enqReq_dummy2_2
assign cache_rsFromMQ_enqReq_dummy2_2$D_IN = 1'd1 ;
assign cache_rsFromMQ_enqReq_dummy2_2$EN = 1'd1 ;
// submodule cache_rsLdToDmaIndexQ
assign cache_rsLdToDmaIndexQ$D_IN =
WILL_FIRE_RL_cache_mergeRsLdToDmaIndexQ_mRsDeq ?
cache_rsLdToDmaIndexQ_mRsDeq$D_OUT :
cache_rsLdToDmaIndexQ_pipelineResp$D_OUT ;
assign cache_rsLdToDmaIndexQ$ENQ =
WILL_FIRE_RL_cache_mergeRsLdToDmaIndexQ_mRsDeq ||
WILL_FIRE_RL_cache_mergeRsLdToDmaIndexQ_pipelineResp ;
assign cache_rsLdToDmaIndexQ$DEQ = CAN_FIRE_RL_cache_sendRsLdToDma ;
assign cache_rsLdToDmaIndexQ$CLR = 1'b0 ;
// submodule cache_rsLdToDmaIndexQ_mRsDeq
assign cache_rsLdToDmaIndexQ_mRsDeq$D_IN =
MUX_cache_cRqMshr$transfer_getRq_1__VAL_2 ;
assign cache_rsLdToDmaIndexQ_mRsDeq$ENQ =
CAN_FIRE_RL_cache_mRsDeq_nonRefill ;
assign cache_rsLdToDmaIndexQ_mRsDeq$DEQ =
WILL_FIRE_RL_cache_mergeRsLdToDmaIndexQ_mRsDeq ;
assign cache_rsLdToDmaIndexQ_mRsDeq$CLR = 1'b0 ;
// submodule cache_rsLdToDmaIndexQ_pipelineResp
assign cache_rsLdToDmaIndexQ_pipelineResp$D_IN =
MUX_cache_rsLdToDmaIndexQ_pipelineResp$enq_1__SEL_1 ?
cache_pipeline$first[580:577] :
cache_pipeline$first[516:513] ;
assign cache_rsLdToDmaIndexQ_pipelineResp$ENQ =
MUX_cache_rsLdToDmaIndexQ_pipelineResp$enq_1__SEL_1 ||
WILL_FIRE_RL_cache_pipelineResp_cRs &&
cache_pipeline$first[517] &&
NOT_cache_pipeline_first__533_BIT_512_142_198__ETC___d3440 ;
assign cache_rsLdToDmaIndexQ_pipelineResp$DEQ =
CAN_FIRE_RL_cache_mergeRsLdToDmaIndexQ_pipelineResp ;
assign cache_rsLdToDmaIndexQ_pipelineResp$CLR = 1'b0 ;
// submodule cache_rsLdToDmaQ_clearReq_dummy2_0
assign cache_rsLdToDmaQ_clearReq_dummy2_0$D_IN = 1'b0 ;
assign cache_rsLdToDmaQ_clearReq_dummy2_0$EN = 1'b0 ;
// submodule cache_rsLdToDmaQ_clearReq_dummy2_1
assign cache_rsLdToDmaQ_clearReq_dummy2_1$D_IN = 1'd1 ;
assign cache_rsLdToDmaQ_clearReq_dummy2_1$EN = 1'd1 ;
// submodule cache_rsLdToDmaQ_deqReq_dummy2_0
assign cache_rsLdToDmaQ_deqReq_dummy2_0$D_IN = 1'd1 ;
assign cache_rsLdToDmaQ_deqReq_dummy2_0$EN = EN_dma_respLd_deq ;
// submodule cache_rsLdToDmaQ_deqReq_dummy2_1
assign cache_rsLdToDmaQ_deqReq_dummy2_1$D_IN = 1'b0 ;
assign cache_rsLdToDmaQ_deqReq_dummy2_1$EN = 1'b0 ;
// submodule cache_rsLdToDmaQ_deqReq_dummy2_2
assign cache_rsLdToDmaQ_deqReq_dummy2_2$D_IN = 1'd1 ;
assign cache_rsLdToDmaQ_deqReq_dummy2_2$EN = 1'd1 ;
// submodule cache_rsLdToDmaQ_enqReq_dummy2_0
assign cache_rsLdToDmaQ_enqReq_dummy2_0$D_IN = 1'd1 ;
assign cache_rsLdToDmaQ_enqReq_dummy2_0$EN =
CAN_FIRE_RL_cache_sendRsLdToDma ;
// submodule cache_rsLdToDmaQ_enqReq_dummy2_1
assign cache_rsLdToDmaQ_enqReq_dummy2_1$D_IN = 1'b0 ;
assign cache_rsLdToDmaQ_enqReq_dummy2_1$EN = 1'b0 ;
// submodule cache_rsLdToDmaQ_enqReq_dummy2_2
assign cache_rsLdToDmaQ_enqReq_dummy2_2$D_IN = 1'd1 ;
assign cache_rsLdToDmaQ_enqReq_dummy2_2$EN = 1'd1 ;
// submodule cache_rsStToDmaIndexQ
assign cache_rsStToDmaIndexQ$D_IN =
WILL_FIRE_RL_cache_mergeRsStToDmaIndexQ_sendToM ?
cache_rsStToDmaIndexQ_sendToM$D_OUT :
cache_rsStToDmaIndexQ_pipelineResp$D_OUT ;
assign cache_rsStToDmaIndexQ$ENQ =
WILL_FIRE_RL_cache_mergeRsStToDmaIndexQ_sendToM ||
WILL_FIRE_RL_cache_mergeRsStToDmaIndexQ_pipelineResp ;
assign cache_rsStToDmaIndexQ$DEQ = WILL_FIRE_RL_cache_sendRsStToDma ;
assign cache_rsStToDmaIndexQ$CLR = 1'b0 ;
// submodule cache_rsStToDmaIndexQ_pipelineResp
assign cache_rsStToDmaIndexQ_pipelineResp$D_IN =
MUX_cache_rsStToDmaIndexQ_pipelineResp$enq_1__SEL_1 ?
cache_pipeline$first[580:577] :
cache_pipeline$first[516:513] ;
assign cache_rsStToDmaIndexQ_pipelineResp$ENQ =
MUX_cache_rsStToDmaIndexQ_pipelineResp$enq_1__SEL_1 ||
WILL_FIRE_RL_cache_pipelineResp_cRs &&
cache_pipeline$first[517] &&
NOT_cache_pipeline_first__533_BIT_512_142_198__ETC___d3436 ;
assign cache_rsStToDmaIndexQ_pipelineResp$DEQ =
CAN_FIRE_RL_cache_mergeRsStToDmaIndexQ_pipelineResp ;
assign cache_rsStToDmaIndexQ_pipelineResp$CLR = 1'b0 ;
// submodule cache_rsStToDmaIndexQ_sendToM
assign cache_rsStToDmaIndexQ_sendToM$D_IN = cache_toMInfoQ$D_OUT[5:2] ;
assign cache_rsStToDmaIndexQ_sendToM$ENQ =
WILL_FIRE_RL_cache_sendToM && cache_toMInfoQ$D_OUT[1:0] == 2'd1 ;
assign cache_rsStToDmaIndexQ_sendToM$DEQ =
WILL_FIRE_RL_cache_mergeRsStToDmaIndexQ_sendToM ;
assign cache_rsStToDmaIndexQ_sendToM$CLR = 1'b0 ;
// submodule cache_rsStToDmaQ_clearReq_dummy2_0
assign cache_rsStToDmaQ_clearReq_dummy2_0$D_IN = 1'b0 ;
assign cache_rsStToDmaQ_clearReq_dummy2_0$EN = 1'b0 ;
// submodule cache_rsStToDmaQ_clearReq_dummy2_1
assign cache_rsStToDmaQ_clearReq_dummy2_1$D_IN = 1'd1 ;
assign cache_rsStToDmaQ_clearReq_dummy2_1$EN = 1'd1 ;
// submodule cache_rsStToDmaQ_deqReq_dummy2_0
assign cache_rsStToDmaQ_deqReq_dummy2_0$D_IN = 1'd1 ;
assign cache_rsStToDmaQ_deqReq_dummy2_0$EN = EN_dma_respSt_deq ;
// submodule cache_rsStToDmaQ_deqReq_dummy2_1
assign cache_rsStToDmaQ_deqReq_dummy2_1$D_IN = 1'b0 ;
assign cache_rsStToDmaQ_deqReq_dummy2_1$EN = 1'b0 ;
// submodule cache_rsStToDmaQ_deqReq_dummy2_2
assign cache_rsStToDmaQ_deqReq_dummy2_2$D_IN = 1'd1 ;
assign cache_rsStToDmaQ_deqReq_dummy2_2$EN = 1'd1 ;
// submodule cache_rsStToDmaQ_enqReq_dummy2_0
assign cache_rsStToDmaQ_enqReq_dummy2_0$D_IN = 1'd1 ;
assign cache_rsStToDmaQ_enqReq_dummy2_0$EN =
WILL_FIRE_RL_cache_sendRsStToDma ;
// submodule cache_rsStToDmaQ_enqReq_dummy2_1
assign cache_rsStToDmaQ_enqReq_dummy2_1$D_IN = 1'b0 ;
assign cache_rsStToDmaQ_enqReq_dummy2_1$EN = 1'b0 ;
// submodule cache_rsStToDmaQ_enqReq_dummy2_2
assign cache_rsStToDmaQ_enqReq_dummy2_2$D_IN = 1'd1 ;
assign cache_rsStToDmaQ_enqReq_dummy2_2$EN = 1'd1 ;
// submodule cache_rsToCIndexQ_clearReq_dummy2_0
assign cache_rsToCIndexQ_clearReq_dummy2_0$D_IN = 1'b0 ;
assign cache_rsToCIndexQ_clearReq_dummy2_0$EN = 1'b0 ;
// submodule cache_rsToCIndexQ_clearReq_dummy2_1
assign cache_rsToCIndexQ_clearReq_dummy2_1$D_IN = 1'd1 ;
assign cache_rsToCIndexQ_clearReq_dummy2_1$EN = 1'd1 ;
// submodule cache_rsToCIndexQ_deqReq_dummy2_0
assign cache_rsToCIndexQ_deqReq_dummy2_0$D_IN = 1'd1 ;
assign cache_rsToCIndexQ_deqReq_dummy2_0$EN = WILL_FIRE_RL_cache_sendRsToC ;
// submodule cache_rsToCIndexQ_deqReq_dummy2_1
assign cache_rsToCIndexQ_deqReq_dummy2_1$D_IN = 1'b0 ;
assign cache_rsToCIndexQ_deqReq_dummy2_1$EN = 1'b0 ;
// submodule cache_rsToCIndexQ_deqReq_dummy2_2
assign cache_rsToCIndexQ_deqReq_dummy2_2$D_IN = 1'd1 ;
assign cache_rsToCIndexQ_deqReq_dummy2_2$EN = 1'd1 ;
// submodule cache_rsToCIndexQ_enqReq_dummy2_0
assign cache_rsToCIndexQ_enqReq_dummy2_0$D_IN = 1'd1 ;
assign cache_rsToCIndexQ_enqReq_dummy2_0$EN =
MUX_cache_rsToCIndexQ_enqReq_dummy2_0$write_1__SEL_1 ||
WILL_FIRE_RL_cache_pipelineResp_cRs &&
cache_pipeline$first[517] &&
NOT_cache_pipeline_first__533_BIT_512_142_198__ETC___d3443 ||
WILL_FIRE_RL_cache_pipelineResp_mRs ;
// submodule cache_rsToCIndexQ_enqReq_dummy2_1
assign cache_rsToCIndexQ_enqReq_dummy2_1$D_IN = 1'b0 ;
assign cache_rsToCIndexQ_enqReq_dummy2_1$EN = 1'b0 ;
// submodule cache_rsToCIndexQ_enqReq_dummy2_2
assign cache_rsToCIndexQ_enqReq_dummy2_2$D_IN = 1'd1 ;
assign cache_rsToCIndexQ_enqReq_dummy2_2$EN = 1'd1 ;
// submodule cache_toCQ_clearReq_dummy2_0
assign cache_toCQ_clearReq_dummy2_0$D_IN = 1'b0 ;
assign cache_toCQ_clearReq_dummy2_0$EN = 1'b0 ;
// submodule cache_toCQ_clearReq_dummy2_1
assign cache_toCQ_clearReq_dummy2_1$D_IN = 1'd1 ;
assign cache_toCQ_clearReq_dummy2_1$EN = 1'd1 ;
// submodule cache_toCQ_deqReq_dummy2_0
assign cache_toCQ_deqReq_dummy2_0$D_IN = 1'd1 ;
assign cache_toCQ_deqReq_dummy2_0$EN = EN_to_child_toC_deq ;
// submodule cache_toCQ_deqReq_dummy2_1
assign cache_toCQ_deqReq_dummy2_1$D_IN = 1'b0 ;
assign cache_toCQ_deqReq_dummy2_1$EN = 1'b0 ;
// submodule cache_toCQ_deqReq_dummy2_2
assign cache_toCQ_deqReq_dummy2_2$D_IN = 1'd1 ;
assign cache_toCQ_deqReq_dummy2_2$EN = 1'd1 ;
// submodule cache_toCQ_enqReq_dummy2_0
assign cache_toCQ_enqReq_dummy2_0$D_IN = 1'd1 ;
assign cache_toCQ_enqReq_dummy2_0$EN =
WILL_FIRE_RL_cache_sendRqToC || WILL_FIRE_RL_cache_sendRsToC ;
// submodule cache_toCQ_enqReq_dummy2_1
assign cache_toCQ_enqReq_dummy2_1$D_IN = 1'b0 ;
assign cache_toCQ_enqReq_dummy2_1$EN = 1'b0 ;
// submodule cache_toCQ_enqReq_dummy2_2
assign cache_toCQ_enqReq_dummy2_2$D_IN = 1'd1 ;
assign cache_toCQ_enqReq_dummy2_2$EN = 1'd1 ;
// submodule cache_toMInfoQ
assign cache_toMInfoQ$D_IN =
MUX_cache_toMInfoQ$enq_1__SEL_1 ?
MUX_cache_toMInfoQ$enq_1__VAL_1 :
MUX_cache_toMInfoQ$enq_1__VAL_2 ;
assign cache_toMInfoQ$ENQ =
MUX_cache_toMInfoQ$enq_1__SEL_1 ||
WILL_FIRE_RL_cache_pipelineResp_cRs &&
cache_pipeline$first[517] &&
cache_pipeline$first[512] &&
IF_SEL_ARR_cache_pipeline_first__533_BITS_519__ETC___d3213 &&
IF_SEL_ARR_cache_pipeline_first__533_BITS_519__ETC___d3214 ;
assign cache_toMInfoQ$DEQ =
WILL_FIRE_RL_cache_sendToM &&
(cache_toMInfoQ$D_OUT[1:0] == 2'd0 ||
cache_toMInfoQ$D_OUT[1:0] == 2'd1 ||
cache_toMInfoQ$D_OUT[1:0] == 2'd2 && cache_doLdAfterReplace) ;
assign cache_toMInfoQ$CLR = 1'b0 ;
// submodule cache_toMQ_clearReq_dummy2_0
assign cache_toMQ_clearReq_dummy2_0$D_IN = 1'b0 ;
assign cache_toMQ_clearReq_dummy2_0$EN = 1'b0 ;
// submodule cache_toMQ_clearReq_dummy2_1
assign cache_toMQ_clearReq_dummy2_1$D_IN = 1'd1 ;
assign cache_toMQ_clearReq_dummy2_1$EN = 1'd1 ;
// submodule cache_toMQ_deqReq_dummy2_0
assign cache_toMQ_deqReq_dummy2_0$D_IN = 1'd1 ;
assign cache_toMQ_deqReq_dummy2_0$EN = EN_to_mem_toM_deq ;
// submodule cache_toMQ_deqReq_dummy2_1
assign cache_toMQ_deqReq_dummy2_1$D_IN = 1'b0 ;
assign cache_toMQ_deqReq_dummy2_1$EN = 1'b0 ;
// submodule cache_toMQ_deqReq_dummy2_2
assign cache_toMQ_deqReq_dummy2_2$D_IN = 1'd1 ;
assign cache_toMQ_deqReq_dummy2_2$EN = 1'd1 ;
// submodule cache_toMQ_enqReq_dummy2_0
assign cache_toMQ_enqReq_dummy2_0$D_IN = 1'd1 ;
assign cache_toMQ_enqReq_dummy2_0$EN = cache_toMQ_enqReq_lat_0$whas ;
// submodule cache_toMQ_enqReq_dummy2_1
assign cache_toMQ_enqReq_dummy2_1$D_IN = 1'b0 ;
assign cache_toMQ_enqReq_dummy2_1$EN = 1'b0 ;
// submodule cache_toMQ_enqReq_dummy2_2
assign cache_toMQ_enqReq_dummy2_2$D_IN = 1'd1 ;
assign cache_toMQ_enqReq_dummy2_2$EN = 1'd1 ;
// submodule perfReqQ_clearReq_dummy2_0
assign perfReqQ_clearReq_dummy2_0$D_IN = 1'b0 ;
assign perfReqQ_clearReq_dummy2_0$EN = 1'b0 ;
// submodule perfReqQ_clearReq_dummy2_1
assign perfReqQ_clearReq_dummy2_1$D_IN = 1'd1 ;
assign perfReqQ_clearReq_dummy2_1$EN = 1'd1 ;
// submodule perfReqQ_deqReq_dummy2_0
assign perfReqQ_deqReq_dummy2_0$D_IN = 1'd1 ;
assign perfReqQ_deqReq_dummy2_0$EN = EN_perf_resp ;
// submodule perfReqQ_deqReq_dummy2_1
assign perfReqQ_deqReq_dummy2_1$D_IN = 1'b0 ;
assign perfReqQ_deqReq_dummy2_1$EN = 1'b0 ;
// submodule perfReqQ_deqReq_dummy2_2
assign perfReqQ_deqReq_dummy2_2$D_IN = 1'd1 ;
assign perfReqQ_deqReq_dummy2_2$EN = 1'd1 ;
// submodule perfReqQ_enqReq_dummy2_0
assign perfReqQ_enqReq_dummy2_0$D_IN = 1'd1 ;
assign perfReqQ_enqReq_dummy2_0$EN = EN_perf_req ;
// submodule perfReqQ_enqReq_dummy2_1
assign perfReqQ_enqReq_dummy2_1$D_IN = 1'b0 ;
assign perfReqQ_enqReq_dummy2_1$EN = 1'b0 ;
// submodule perfReqQ_enqReq_dummy2_2
assign perfReqQ_enqReq_dummy2_2$D_IN = 1'd1 ;
assign perfReqQ_enqReq_dummy2_2$EN = 1'd1 ;
// remaining internal signals
assign DONTCARE_CONCAT_SEL_ARR_cache_toCQ_data_0_534__ETC___d3556 =
{ 516'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA,
SEL_ARR_cache_toCQ_data_0_534_BITS_66_TO_3_543_ETC___d3546,
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q258,
x__h384480 } ;
assign DONTCARE_CONCAT_SEL_ARR_cache_toMQ_data_0_699__ETC___d3721 =
{ 571'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q261,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_4_ETC__q262,
x__h397123 } ;
assign IF_IF_NOT_cache_cRqMshr_sendRqToC_getSlot_IF_c_ETC___d2517 =
(cache_cRqMshr$sendRqToC_getSlot[3:2] == 2'd1 &&
cache_cRqMshr$sendRqToC_getSlot[7:6] == 2'd1) ?
{ 2'd1, cache_cRqMshr$sendRqToC_getSlot[5:4] } :
{ 2'd2,
child__h280155 ?
IF_SEL_ARR_cache_cRqMshr_sendRqToC_getSlot_IF__ETC___d2505 :
cache_cRqMshr$sendRqToC_getSlot[5:4] } ;
assign IF_IF_NOT_cache_cRqMshr_sendRqToC_getSlot_IF_c_ETC___d2525 =
(child__h280155 &&
cache_cRqMshr$sendRqToC_getSlot[3:2] == 2'd1) ?
{ 2'd1, cache_cRqMshr$sendRqToC_getSlot[1:0] } :
{ 2'd2,
(cache_cRqMshr$sendRqToC_getSlot[3:2] == 2'd1) ?
IF_SEL_ARR_cache_cRqMshr_sendRqToC_getSlot_IF__ETC___d2505 :
cache_cRqMshr$sendRqToC_getSlot[1:0] } ;
assign IF_IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSl_ETC___d3388 =
(IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSlot__ETC___d3201 &&
IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSlot__ETC___d3204) ?
cache_cRqMshr_pipelineResp_getRq_IF_cache_pipe_ETC___d3387 :
cache_pipeline$first[571:0] ;
assign IF_IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSl_ETC___d3414 =
IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSlot__ETC___d3204 ?
4'd2 :
{ IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSlot__ETC___d3411 ?
2'd1 :
2'd2,
cache_cRqMshr$pipelineResp_getSlot[5:4] } ;
assign IF_IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSl_ETC___d3419 =
IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSlot__ETC___d3201 ?
4'd2 :
{ IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSlot__ETC___d3416 ?
2'd1 :
2'd2,
cache_cRqMshr$pipelineResp_getSlot[1:0] } ;
assign IF_IF_SEL_ARR_cache_pipeline_first__533_BITS_5_ETC___d3218 =
(IF_SEL_ARR_cache_pipeline_first__533_BITS_519__ETC___d3213 &&
IF_SEL_ARR_cache_pipeline_first__533_BITS_519__ETC___d3214) ?
{ cache_cRqMshr$pipelineResp_getRq[139:92],
7'd1,
cache_pipeline$first[516:513],
513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA } :
cache_pipeline$first[571:0] ;
assign IF_IF_SEL_ARR_cache_pipeline_first__533_BITS_5_ETC___d3400 =
((SEL_ARR_cache_pipeline_first__533_BITS_519_TO__ETC___d3144 ==
2'd0) ?
!cache_pipeline$first[577] &&
cache_cRqMshr$pipelineResp_getSlot[7:6] == 2'd1 :
cache_cRqMshr$pipelineResp_getSlot[7:6] == 2'd1) ?
2'd1 :
2'd2 ;
assign IF_IF_SEL_ARR_cache_pipeline_first__533_BITS_5_ETC___d3405 =
((SEL_ARR_cache_pipeline_first__533_BITS_519_TO__ETC___d3144 ==
2'd0) ?
cache_pipeline$first[577] &&
cache_cRqMshr$pipelineResp_getSlot[3:2] == 2'd1 :
cache_cRqMshr$pipelineResp_getSlot[3:2] == 2'd1) ?
2'd1 :
2'd2 ;
assign IF_IF_SEL_ARR_cache_pipeline_first__533_BITS_5_ETC___d3409 =
(IF_SEL_ARR_cache_pipeline_first__533_BITS_519__ETC___d3213 &&
IF_SEL_ARR_cache_pipeline_first__533_BITS_519__ETC___d3214) ?
{ cache_pipeline$first[576:573],
cache_pipeline$first[571:524],
9'd290 } :
cache_cRqMshr_pipelineResp_getSlot_IF_cache_pi_ETC___d3408 ;
assign IF_IF_cache_cRqMshr_pipelineResp_getRq_IF_cach_ETC___d2576 =
(IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2565 &&
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2567) ?
!cache_rsToCIndexQ_full :
cache_pipeline$first[523:522] != 2'd0 ||
cache_toMInfoQ$FULL_N ;
assign IF_IF_cache_cRqMshr_pipelineResp_getRq_IF_cach_ETC___d2649 =
(IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2565 &&
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2567) ?
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2635,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2647,
cache_cRqMshr$pipelineResp_getAddrSucc,
1'd0 } :
{ cache_pipeline$first[523:518],
1'd1,
cache_pipeline$first[580:577],
1'd0 } ;
assign IF_IF_cache_cRqMshr_pipelineResp_getRq_IF_cach_ETC___d3000 =
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2567 ?
4'd2 :
((!cache_cRqMshr$pipelineResp_getRq[70] &&
!cache_pipeline_first__533_BITS_521_TO_520_551__ETC___d2552) ?
{ 2'd1,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2548 } :
{ 2'd2, cache_cRqMshr$pipelineResp_getRq[75:74] }) ;
assign IF_IF_cache_cRqMshr_pipelineResp_getRq_IF_cach_ETC___d3003 =
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2565 ?
4'd2 :
((cache_cRqMshr$pipelineResp_getRq[70] &&
!cache_pipeline_first__533_BITS_519_TO_518_545__ETC___d2549) ?
{ 2'd1,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2548 } :
{ 2'd2, cache_cRqMshr$pipelineResp_getRq[75:74] }) ;
assign IF_IF_cache_cRqMshr_pipelineResp_getRq_IF_cach_ETC___d3140 =
{ (IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3132 ==
2'd3) ?
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3132 :
cache_pipeline$first[523:522],
cache_cRqMshr$pipelineResp_getRq[70] ?
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3132,
cache_pipeline$first[519:518] } :
{ cache_pipeline$first[521:520],
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3132 },
cache_cRqMshr$pipelineResp_getAddrSucc,
1'd0 } ;
assign IF_NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_ETC___d1884 =
(!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q69 ||
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1882) ?
2'd3 :
2'd1 ;
assign IF_NOT_cache_pipeline_first__533_BITS_523_TO_5_ETC___d2595 =
(cache_pipeline$first[523:522] != 2'd0 &&
cache_pipeline_first__533_BITS_571_TO_524_585__ETC___d2587) ?
!cache_pipeline_first__533_BITS_519_TO_518_545__ETC___d2549 ||
!cache_pipeline_first__533_BITS_521_TO_520_551__ETC___d2552 ||
IF_cache_pipeline_RDY_first__531_AND_cache_cRq_ETC___d2560 :
cache_toMInfoQ$FULL_N &&
(!cache_cRqMshr$pipelineResp_getAddrSucc[4] ||
!cache_cRqRetryIndexQ_full) ;
assign IF_NOT_cache_pipeline_first__533_BITS_523_TO_5_ETC___d2598 =
(cache_pipeline$first[523:522] != 2'd0 &&
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2565 &&
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2567) ?
!cache_rsToCIndexQ_full :
cache_pipeline$first[523:522] != 2'd0 ||
cache_toMInfoQ$FULL_N ;
assign IF_NOT_cache_pipeline_first__533_BITS_523_TO_5_ETC___d2954 =
(cache_pipeline$first[523:522] != 2'd0 &&
cache_pipeline_first__533_BITS_571_TO_524_585__ETC___d2587) ?
{ cache_cRqMshr$pipelineResp_getRq[139:92],
IF_cache_pipeline_first__533_BITS_519_TO_518_5_ETC___d2644,
IF_cache_pipeline_first__533_BITS_519_TO_518_5_ETC___d2945 } :
cache_pipeline$first[571:0] ;
assign IF_NOT_cache_pipeline_first__533_BITS_523_TO_5_ETC___d2955 =
(cache_pipeline$first[523:522] != 2'd0 &&
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2565 &&
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2567) ?
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2635,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2647,
cache_cRqMshr$pipelineResp_getAddrSucc,
1'd0 } :
{ cache_pipeline$first[523:518],
1'd1,
cache_pipeline$first[580:577],
1'd0 } ;
assign IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSlot__ETC___d3186 =
(CASE_cache_pipelinefirst_BIT_577_0_cache_cRqM_ETC__q98 ||
CASE_cache_pipelinefirst_BIT_577_0_NOT_cache__ETC__q99) ?
(SEL_ARR_cache_cRqMshr_pipelineResp_getSlot_IF__ETC___d3184 ?
cache_cRqMshr$pipelineResp_getSlot[3:2] != 2'd0 :
cache_pipeline$first[577] &&
cache_cRqMshr$pipelineResp_getSlot[3:2] != 2'd0) :
cache_cRqMshr$pipelineResp_getSlot[3:2] != 2'd0 ;
assign IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSlot__ETC___d3188 =
(CASE_cache_pipelinefirst_BIT_577_0_cache_cRqM_ETC__q98 ||
CASE_cache_pipelinefirst_BIT_577_0_NOT_cache__ETC__q99) ?
(SEL_ARR_cache_cRqMshr_pipelineResp_getSlot_IF__ETC___d3184 ?
cache_cRqMshr$pipelineResp_getSlot[7:6] != 2'd0 :
!cache_pipeline$first[577] &&
cache_cRqMshr$pipelineResp_getSlot[7:6] != 2'd0) :
cache_cRqMshr$pipelineResp_getSlot[7:6] != 2'd0 ;
assign IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSlot__ETC___d3201 =
(CASE_cache_pipelinefirst_BIT_577_0_cache_cRqM_ETC__q98 ||
CASE_cache_pipelinefirst_BIT_577_0_NOT_cache__ETC__q99) ?
(SEL_ARR_cache_cRqMshr_pipelineResp_getSlot_IF__ETC___d3184 ?
cache_cRqMshr$pipelineResp_getSlot[3:2] == 2'd0 :
!cache_pipeline$first[577] ||
cache_cRqMshr$pipelineResp_getSlot[3:2] == 2'd0) :
cache_cRqMshr$pipelineResp_getSlot[3:2] == 2'd0 ;
assign IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSlot__ETC___d3204 =
(CASE_cache_pipelinefirst_BIT_577_0_cache_cRqM_ETC__q98 ||
CASE_cache_pipelinefirst_BIT_577_0_NOT_cache__ETC__q99) ?
(SEL_ARR_cache_cRqMshr_pipelineResp_getSlot_IF__ETC___d3184 ?
cache_cRqMshr$pipelineResp_getSlot[7:6] == 2'd0 :
cache_pipeline$first[577] ||
cache_cRqMshr$pipelineResp_getSlot[7:6] == 2'd0) :
cache_cRqMshr$pipelineResp_getSlot[7:6] == 2'd0 ;
assign IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSlot__ETC___d3411 =
(CASE_cache_pipelinefirst_BIT_577_0_cache_cRqM_ETC__q98 ||
CASE_cache_pipelinefirst_BIT_577_0_NOT_cache__ETC__q99) ?
(SEL_ARR_cache_cRqMshr_pipelineResp_getSlot_IF__ETC___d3184 ?
cache_cRqMshr$pipelineResp_getSlot[7:6] == 2'd1 :
!cache_pipeline$first[577] &&
cache_cRqMshr$pipelineResp_getSlot[7:6] == 2'd1) :
cache_cRqMshr$pipelineResp_getSlot[7:6] == 2'd1 ;
assign IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSlot__ETC___d3416 =
(CASE_cache_pipelinefirst_BIT_577_0_cache_cRqM_ETC__q98 ||
CASE_cache_pipelinefirst_BIT_577_0_NOT_cache__ETC__q99) ?
(SEL_ARR_cache_cRqMshr_pipelineResp_getSlot_IF__ETC___d3184 ?
cache_cRqMshr$pipelineResp_getSlot[3:2] == 2'd1 :
cache_pipeline$first[577] &&
cache_cRqMshr$pipelineResp_getSlot[3:2] == 2'd1) :
cache_cRqMshr$pipelineResp_getSlot[3:2] == 2'd1 ;
assign IF_SEL_ARR_cache_pipeline_first__533_BITS_519__ETC___d3158 =
(SEL_ARR_cache_pipeline_first__533_BITS_519_TO__ETC___d3144 ==
2'd0) ?
cache_pipeline$first[577] &&
cache_cRqMshr$pipelineResp_getSlot[3:2] != 2'd0 ||
!cache_pipeline$first[577] &&
cache_cRqMshr$pipelineResp_getSlot[7:6] != 2'd0 :
cache_cRqMshr$pipelineResp_getSlot[3:2] != 2'd0 ||
cache_cRqMshr$pipelineResp_getSlot[7:6] != 2'd0 ;
assign IF_SEL_ARR_cache_pipeline_first__533_BITS_519__ETC___d3213 =
(SEL_ARR_cache_pipeline_first__533_BITS_519_TO__ETC___d3144 ==
2'd0) ?
!cache_pipeline$first[577] ||
cache_cRqMshr$pipelineResp_getSlot[3:2] == 2'd0 :
cache_cRqMshr$pipelineResp_getSlot[3:2] == 2'd0 ;
assign IF_SEL_ARR_cache_pipeline_first__533_BITS_519__ETC___d3214 =
(SEL_ARR_cache_pipeline_first__533_BITS_519_TO__ETC___d3144 ==
2'd0) ?
cache_pipeline$first[577] ||
cache_cRqMshr$pipelineResp_getSlot[7:6] == 2'd0 :
cache_cRqMshr$pipelineResp_getSlot[7:6] == 2'd0 ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2548 =
(cache_cRqMshr$pipelineResp_getRq[73:72] == 2'd1) ?
cache_cRqMshr$pipelineResp_getRq[73:72] :
2'd0 ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2565 =
cache_cRqMshr$pipelineResp_getRq[70] ?
cache_pipeline_first__533_BITS_519_TO_518_545__ETC___d2549 :
cache_pipeline_first__533_BITS_519_TO_518_545__ETC___d2564 ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2567 =
cache_cRqMshr$pipelineResp_getRq[70] ?
cache_pipeline_first__533_BITS_521_TO_520_551__ETC___d2566 :
cache_pipeline_first__533_BITS_521_TO_520_551__ETC___d2552 ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2577 =
cache_cRqMshr$pipelineResp_getRq[5] ?
!cache_pipeline_first__533_BITS_519_TO_518_545__ETC___d2549 ||
!cache_pipeline_first__533_BITS_521_TO_520_551__ETC___d2552 ||
IF_cache_pipeline_RDY_first__531_AND_cache_cRq_ETC___d2560 :
IF_IF_cache_cRqMshr_pipelineResp_getRq_IF_cach_ETC___d2576 ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2621 =
cache_cRqMshr$pipelineResp_getRq[5] ?
{ cache_pipeline_first__533_BITS_519_TO_518_545__ETC___d2549 &&
cache_pipeline_first__533_BITS_521_TO_520_551__ETC___d2552 &&
cache_cRqMshr$pipelineResp_getAddrSucc[4],
cache_cRqMshr$pipelineResp_getAddrSucc[3:0] } :
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2565 &&
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2567 &&
cache_cRqMshr$pipelineResp_getAddrSucc[4],
cache_cRqMshr$pipelineResp_getAddrSucc[3:0] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2632 =
cache_cRqMshr$pipelineResp_getRq[5] ?
{ NOT_cache_pipeline_first__533_BITS_523_TO_522__ETC___d2623,
cache_cRqMshr$pipelineResp_getAddrSucc[3:0] } :
{ cache_pipeline_first__533_BITS_571_TO_524_585__ETC___d2587 &&
cache_pipeline$first[523:522] != 2'd0 &&
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2565 &&
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2567 &&
cache_cRqMshr$pipelineResp_getAddrSucc[4],
cache_cRqMshr$pipelineResp_getAddrSucc[3:0] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2635 =
(cache_cRqMshr$pipelineResp_getRq[73:72] == 2'd3) ?
cache_cRqMshr$pipelineResp_getRq[73:72] :
cache_pipeline$first[523:522] ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2647 =
cache_cRqMshr$pipelineResp_getRq[70] ?
{ cache_cRqMshr$pipelineResp_getRq[73:72],
cache_pipeline$first[519:518] } :
{ cache_pipeline$first[521:520],
cache_cRqMshr$pipelineResp_getRq[73:72] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2667 =
{ cache_cRqMshr$pipelineResp_getRq[69] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[447:440] :
cache_pipeline$first[511:504],
cache_cRqMshr$pipelineResp_getRq[68] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[439:432] :
cache_pipeline$first[503:496],
cache_cRqMshr$pipelineResp_getRq[67] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[431:424] :
cache_pipeline$first[495:488] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2676 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2667,
cache_cRqMshr$pipelineResp_getRq[66] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[423:416] :
cache_pipeline$first[487:480],
cache_cRqMshr$pipelineResp_getRq[65] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[415:408] :
cache_pipeline$first[479:472] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2685 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2676,
cache_cRqMshr$pipelineResp_getRq[64] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[407:400] :
cache_pipeline$first[471:464],
cache_cRqMshr$pipelineResp_getRq[63] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[399:392] :
cache_pipeline$first[463:456] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2702 =
{ cache_cRqMshr$pipelineResp_getRq[61] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[383:376] :
cache_pipeline$first[447:440],
cache_cRqMshr$pipelineResp_getRq[60] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[375:368] :
cache_pipeline$first[439:432],
cache_cRqMshr$pipelineResp_getRq[59] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[367:360] :
cache_pipeline$first[431:424] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2711 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2702,
cache_cRqMshr$pipelineResp_getRq[58] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[359:352] :
cache_pipeline$first[423:416],
cache_cRqMshr$pipelineResp_getRq[57] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[351:344] :
cache_pipeline$first[415:408] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2720 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2711,
cache_cRqMshr$pipelineResp_getRq[56] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[343:336] :
cache_pipeline$first[407:400],
cache_cRqMshr$pipelineResp_getRq[55] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[335:328] :
cache_pipeline$first[399:392] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2725 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2685,
cache_cRqMshr$pipelineResp_getRq[62] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[391:384] :
cache_pipeline$first[455:448],
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2720,
cache_cRqMshr$pipelineResp_getRq[54] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[327:320] :
cache_pipeline$first[391:384] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2743 =
{ cache_cRqMshr$pipelineResp_getRq[53] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[319:312] :
cache_pipeline$first[383:376],
cache_cRqMshr$pipelineResp_getRq[52] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[311:304] :
cache_pipeline$first[375:368],
cache_cRqMshr$pipelineResp_getRq[51] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[303:296] :
cache_pipeline$first[367:360],
cache_cRqMshr$pipelineResp_getRq[50] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[295:288] :
cache_pipeline$first[359:352] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2752 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2743,
cache_cRqMshr$pipelineResp_getRq[49] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[287:280] :
cache_pipeline$first[351:344],
cache_cRqMshr$pipelineResp_getRq[48] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[279:272] :
cache_pipeline$first[343:336] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2761 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2752,
cache_cRqMshr$pipelineResp_getRq[47] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[271:264] :
cache_pipeline$first[335:328],
cache_cRqMshr$pipelineResp_getRq[46] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[263:256] :
cache_pipeline$first[327:320] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2774 =
{ cache_cRqMshr$pipelineResp_getRq[45] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[255:248] :
cache_pipeline$first[319:312],
cache_cRqMshr$pipelineResp_getRq[44] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[247:240] :
cache_pipeline$first[311:304],
cache_cRqMshr$pipelineResp_getRq[43] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[239:232] :
cache_pipeline$first[303:296] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2783 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2774,
cache_cRqMshr$pipelineResp_getRq[42] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[231:224] :
cache_pipeline$first[295:288],
cache_cRqMshr$pipelineResp_getRq[41] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[223:216] :
cache_pipeline$first[287:280] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2792 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2783,
cache_cRqMshr$pipelineResp_getRq[40] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[215:208] :
cache_pipeline$first[279:272],
cache_cRqMshr$pipelineResp_getRq[39] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[207:200] :
cache_pipeline$first[271:264] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2797 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2725,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2761,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2792,
cache_cRqMshr$pipelineResp_getRq[38] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[199:192] :
cache_pipeline$first[263:256] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2815 =
{ cache_cRqMshr$pipelineResp_getRq[37] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[191:184] :
cache_pipeline$first[255:248],
cache_cRqMshr$pipelineResp_getRq[36] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[183:176] :
cache_pipeline$first[247:240],
cache_cRqMshr$pipelineResp_getRq[35] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[175:168] :
cache_pipeline$first[239:232],
cache_cRqMshr$pipelineResp_getRq[34] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[167:160] :
cache_pipeline$first[231:224] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2824 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2815,
cache_cRqMshr$pipelineResp_getRq[33] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[159:152] :
cache_pipeline$first[223:216],
cache_cRqMshr$pipelineResp_getRq[32] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[151:144] :
cache_pipeline$first[215:208] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2833 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2824,
cache_cRqMshr$pipelineResp_getRq[31] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[143:136] :
cache_pipeline$first[207:200],
cache_cRqMshr$pipelineResp_getRq[30] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[135:128] :
cache_pipeline$first[199:192] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2846 =
{ cache_cRqMshr$pipelineResp_getRq[29] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[127:120] :
cache_pipeline$first[191:184],
cache_cRqMshr$pipelineResp_getRq[28] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[119:112] :
cache_pipeline$first[183:176],
cache_cRqMshr$pipelineResp_getRq[27] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[111:104] :
cache_pipeline$first[175:168] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2855 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2846,
cache_cRqMshr$pipelineResp_getRq[26] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[103:96] :
cache_pipeline$first[167:160],
cache_cRqMshr$pipelineResp_getRq[25] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[95:88] :
cache_pipeline$first[159:152] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2864 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2855,
cache_cRqMshr$pipelineResp_getRq[24] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[87:80] :
cache_pipeline$first[151:144],
cache_cRqMshr$pipelineResp_getRq[23] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[79:72] :
cache_pipeline$first[143:136] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2869 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2797,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2833,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2864,
cache_cRqMshr$pipelineResp_getRq[22] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[71:64] :
cache_pipeline$first[135:128] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2887 =
{ cache_cRqMshr$pipelineResp_getRq[21] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[63:56] :
cache_pipeline$first[127:120],
cache_cRqMshr$pipelineResp_getRq[20] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[55:48] :
cache_pipeline$first[119:112],
cache_cRqMshr$pipelineResp_getRq[19] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[47:40] :
cache_pipeline$first[111:104],
cache_cRqMshr$pipelineResp_getRq[18] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[39:32] :
cache_pipeline$first[103:96] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2896 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2887,
cache_cRqMshr$pipelineResp_getRq[17] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[31:24] :
cache_pipeline$first[95:88],
cache_cRqMshr$pipelineResp_getRq[16] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[23:16] :
cache_pipeline$first[87:80] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2905 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2896,
cache_cRqMshr$pipelineResp_getRq[15] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[15:8] :
cache_pipeline$first[79:72],
cache_cRqMshr$pipelineResp_getRq[14] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[7:0] :
cache_pipeline$first[71:64] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2920 =
{ cache_cRqMshr$pipelineResp_getRq[13] ?
cache_cRqMshrpipelineResp_getData_BITS_63_TO_0__q90[63:56] :
cache_pipeline$first[63:56],
cache_cRqMshr$pipelineResp_getRq[12] ?
cache_cRqMshrpipelineResp_getData_BITS_63_TO_0__q90[55:48] :
cache_pipeline$first[55:48],
cache_cRqMshr$pipelineResp_getRq[11] ?
cache_cRqMshrpipelineResp_getData_BITS_63_TO_0__q90[47:40] :
cache_pipeline$first[47:40] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2929 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2920,
cache_cRqMshr$pipelineResp_getRq[10] ?
cache_cRqMshrpipelineResp_getData_BITS_63_TO_0__q90[39:32] :
cache_pipeline$first[39:32],
cache_cRqMshr$pipelineResp_getRq[9] ?
cache_cRqMshrpipelineResp_getData_BITS_63_TO_0__q90[31:24] :
cache_pipeline$first[31:24] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2938 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2929,
cache_cRqMshr$pipelineResp_getRq[8] ?
cache_cRqMshrpipelineResp_getData_BITS_63_TO_0__q90[23:16] :
cache_pipeline$first[23:16],
cache_cRqMshr$pipelineResp_getRq[7] ?
cache_cRqMshrpipelineResp_getData_BITS_63_TO_0__q90[15:8] :
cache_pipeline$first[15:8] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2943 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2869,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2905,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2938,
cache_cRqMshr$pipelineResp_getRq[6] ?
cache_cRqMshrpipelineResp_getData_BITS_63_TO_0__q90[7:0] :
cache_pipeline$first[7:0] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2968 =
cache_cRqMshr$pipelineResp_getRq[5] ?
cache_pipeline_first__533_BITS_519_TO_518_545__ETC___d2549 &&
cache_pipeline_first__533_BITS_521_TO_520_551__ETC___d2552 :
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2565 &&
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2567 ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2975 =
cache_cRqMshr$pipelineResp_getRq[5] ?
cache_pipeline$first[523:522] != 2'd0 &&
cache_pipeline_first__533_BITS_571_TO_524_585__ETC___d2587 &&
cache_pipeline_first__533_BITS_519_TO_518_545__ETC___d2549 &&
cache_pipeline_first__533_BITS_521_TO_520_551__ETC___d2552 :
cache_pipeline_first__533_BITS_571_TO_524_585__ETC___d2587 &&
cache_pipeline$first[523:522] != 2'd0 &&
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2565 &&
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2567 ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2980 =
cache_cRqMshr$pipelineResp_getRq[5] ?
IF_cache_pipeline_first__533_BITS_519_TO_518_5_ETC___d2978 :
((IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2565 &&
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2567) ?
3'd4 :
3'd3) ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2986 =
cache_cRqMshr$pipelineResp_getRq[5] ?
((cache_pipeline$first[523:522] != 2'd0 &&
cache_pipeline_first__533_BITS_571_TO_524_585__ETC___d2587) ?
IF_cache_pipeline_first__533_BITS_519_TO_518_5_ETC___d2978 :
3'd4) :
IF_cache_pipeline_first__533_BITS_523_TO_522_5_ETC___d2985 ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3007 =
cache_cRqMshr$pipelineResp_getRq[5] ?
{ cache_pipeline$first[576:573],
48'hAAAAAAAAAAAA,
_0_CONCAT_IF_cache_pipeline_first__533_BITS_521_ETC___d2993 } :
{ cache_pipeline$first[576:573],
48'hAAAAAAAAAAAA,
cache_pipeline$first[523:522] == 2'd0,
IF_IF_cache_cRqMshr_pipelineResp_getRq_IF_cach_ETC___d3000,
IF_IF_cache_cRqMshr_pipelineResp_getRq_IF_cach_ETC___d3003 } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3022 =
cache_cRqMshr$pipelineResp_getRq[5] ?
{ cache_pipeline$first[576:573],
48'hAAAAAAAAAAAA,
_0_CONCAT_IF_cache_pipeline_first__533_BITS_521_ETC___d2993 } :
IF_cache_pipeline_first__533_BITS_523_TO_522_5_ETC___d3021 ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3088 =
cache_cRqMshr$pipelineResp_getRq[70] ?
!cache_pipeline_first__533_BITS_519_TO_518_545__ETC___d2549 ||
!cache_pipeline_first__533_BITS_521_TO_520_551__ETC___d2566 :
!cache_pipeline_first__533_BITS_519_TO_518_545__ETC___d2564 ||
!cache_pipeline_first__533_BITS_521_TO_520_551__ETC___d2552 ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3105 =
cache_cRqMshr$pipelineResp_getRq[5] ?
((cache_cRqMshr$pipelineResp_getRq[73:72] == 2'd3) ?
2'd1 :
2'd0) :
((cache_pipeline$first[523:522] == 2'd0 ||
cache_pipeline_first__533_BITS_571_TO_524_585__ETC___d2587) ?
2'd0 :
IF_cache_pipeline_first__533_BITS_523_TO_522_5_ETC___d3103) ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3132 =
(cache_cRqMshr$pipelineResp_getRq[73:72] == 2'd1 &&
cache_cRqMshr$pipelineResp_getRq[71] &&
cache_pipeline$first[519:518] == 2'd0 &&
cache_pipeline$first[521:520] == 2'd0) ?
2'd2 :
cache_cRqMshr$pipelineResp_getRq[73:72] ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3220 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2635,
cache_cRqMshr$pipelineResp_getRq[5] ?
cache_pipeline$first[521:518] :
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2647,
cache_cRqMshr$pipelineResp_getAddrSucc,
1'd0 } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3236 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2667,
cache_cRqMshr$pipelineResp_getRq[66] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[423:416] :
cache_pipeline$first[487:480],
cache_cRqMshr$pipelineResp_getRq[65] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[415:408] :
cache_pipeline$first[479:472] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3241 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3236,
cache_cRqMshr$pipelineResp_getRq[64] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[407:400] :
cache_pipeline$first[471:464],
cache_cRqMshr$pipelineResp_getRq[63] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[399:392] :
cache_pipeline$first[463:456] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3255 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2702,
cache_cRqMshr$pipelineResp_getRq[58] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[359:352] :
cache_pipeline$first[423:416],
cache_cRqMshr$pipelineResp_getRq[57] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[351:344] :
cache_pipeline$first[415:408] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3260 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3255,
cache_cRqMshr$pipelineResp_getRq[56] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[343:336] :
cache_pipeline$first[407:400],
cache_cRqMshr$pipelineResp_getRq[55] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[335:328] :
cache_pipeline$first[399:392] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3263 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3241,
cache_cRqMshr$pipelineResp_getRq[62] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[391:384] :
cache_pipeline$first[455:448],
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3260,
cache_cRqMshr$pipelineResp_getRq[54] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[327:320] :
cache_pipeline$first[391:384] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3278 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2743,
cache_cRqMshr$pipelineResp_getRq[49] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[287:280] :
cache_pipeline$first[351:344],
cache_cRqMshr$pipelineResp_getRq[48] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[279:272] :
cache_pipeline$first[343:336] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3283 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3278,
cache_cRqMshr$pipelineResp_getRq[47] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[271:264] :
cache_pipeline$first[335:328],
cache_cRqMshr$pipelineResp_getRq[46] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[263:256] :
cache_pipeline$first[327:320] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3295 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2774,
cache_cRqMshr$pipelineResp_getRq[42] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[231:224] :
cache_pipeline$first[295:288],
cache_cRqMshr$pipelineResp_getRq[41] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[223:216] :
cache_pipeline$first[287:280] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3300 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3295,
cache_cRqMshr$pipelineResp_getRq[40] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[215:208] :
cache_pipeline$first[279:272],
cache_cRqMshr$pipelineResp_getRq[39] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[207:200] :
cache_pipeline$first[271:264] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3303 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3263,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3283,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3300,
cache_cRqMshr$pipelineResp_getRq[38] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[199:192] :
cache_pipeline$first[263:256] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3318 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2815,
cache_cRqMshr$pipelineResp_getRq[33] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[159:152] :
cache_pipeline$first[223:216],
cache_cRqMshr$pipelineResp_getRq[32] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[151:144] :
cache_pipeline$first[215:208] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3323 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3318,
cache_cRqMshr$pipelineResp_getRq[31] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[143:136] :
cache_pipeline$first[207:200],
cache_cRqMshr$pipelineResp_getRq[30] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[135:128] :
cache_pipeline$first[199:192] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3335 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2846,
cache_cRqMshr$pipelineResp_getRq[26] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[103:96] :
cache_pipeline$first[167:160],
cache_cRqMshr$pipelineResp_getRq[25] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[95:88] :
cache_pipeline$first[159:152] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3340 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3335,
cache_cRqMshr$pipelineResp_getRq[24] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[87:80] :
cache_pipeline$first[151:144],
cache_cRqMshr$pipelineResp_getRq[23] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[79:72] :
cache_pipeline$first[143:136] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3343 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3303,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3323,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3340,
cache_cRqMshr$pipelineResp_getRq[22] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[71:64] :
cache_pipeline$first[135:128] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3358 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2887,
cache_cRqMshr$pipelineResp_getRq[17] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[31:24] :
cache_pipeline$first[95:88],
cache_cRqMshr$pipelineResp_getRq[16] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[23:16] :
cache_pipeline$first[87:80] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3363 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3358,
cache_cRqMshr$pipelineResp_getRq[15] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[15:8] :
cache_pipeline$first[79:72],
cache_cRqMshr$pipelineResp_getRq[14] ?
cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89[7:0] :
cache_pipeline$first[71:64] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3377 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2920,
cache_cRqMshr$pipelineResp_getRq[10] ?
cache_cRqMshrpipelineResp_getData_BITS_63_TO_0__q90[39:32] :
cache_pipeline$first[39:32],
cache_cRqMshr$pipelineResp_getRq[9] ?
cache_cRqMshrpipelineResp_getData_BITS_63_TO_0__q90[31:24] :
cache_pipeline$first[31:24] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3382 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3377,
cache_cRqMshr$pipelineResp_getRq[8] ?
cache_cRqMshrpipelineResp_getData_BITS_63_TO_0__q90[23:16] :
cache_pipeline$first[23:16],
cache_cRqMshr$pipelineResp_getRq[7] ?
cache_cRqMshrpipelineResp_getData_BITS_63_TO_0__q90[15:8] :
cache_pipeline$first[15:8] } ;
assign IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3385 =
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3343,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3363,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3382,
cache_cRqMshr$pipelineResp_getRq[6] ?
cache_cRqMshrpipelineResp_getData_BITS_63_TO_0__q90[7:0] :
cache_pipeline$first[7:0] } ;
assign IF_cache_cRqMshr_pipelineResp_searchEndOfChain_ETC___d2966 =
(cache_cRqMshr$pipelineResp_searchEndOfChain[4] &&
cache_cRqMshr$pipelineResp_getState == 3'd1) ?
cache_pipeline$first[571:0] :
(cache_cRqMshr$pipelineResp_getRq[5] ?
IF_NOT_cache_pipeline_first__533_BITS_523_TO_5_ETC___d2954 :
IF_cache_pipeline_first__533_BITS_523_TO_522_5_ETC___d2964) ;
assign IF_cache_cRqRetryIndexQ_deqReq_dummy2_2_read___ETC___d1102 =
_theResult_____2__h217951 == v__h216535 ;
assign IF_cache_cRqRetryIndexQ_deqReq_lat_1_whas__064_ETC___d1070 =
WILL_FIRE_RL_cache_cRqTransfer_retry ||
cache_cRqRetryIndexQ_deqReq_rl ;
assign IF_cache_cRqRetryIndexQ_enqReq_lat_1_whas__035_ETC___d1044 =
cache_cRqRetryIndexQ_enqReq_lat_0$whas ?
cache_cRqRetryIndexQ_enqReq_lat_0$wget[4] :
cache_cRqRetryIndexQ_enqReq_rl[4] ;
assign IF_cache_doLdAfterReplace_328_THEN_2_CONCAT_DO_ETC___d2337 =
cache_doLdAfterReplace ?
{ 573'h12AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA,
cache_cRqMshr$sendToM_getRq[139:76],
1'd1,
cache_toMInfoQ$D_OUT[5:2] } :
{ 2'd3,
addr__h267920,
64'hFFFFFFFFFFFFFFFF,
cache_cRqMshr$sendToM_getData[511:0] } ;
assign IF_cache_pipeline_RDY_first__531_AND_cache_cRq_ETC___d2560 =
(cache_pipeline$RDY_first &&
cache_cRqMshr$pipelineResp_getRq[73:72] == 2'd3) ?
cache_rsStToDmaIndexQ_pipelineResp$FULL_N :
cache_rsLdToDmaIndexQ_pipelineResp$FULL_N ;
assign IF_cache_pipeline_first__533_BITS_519_TO_518_5_ETC___d2644 =
(cache_pipeline_first__533_BITS_519_TO_518_545__ETC___d2549 &&
cache_pipeline_first__533_BITS_521_TO_520_551__ETC___d2552) ?
{ IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2635,
cache_pipeline$first[521:518],
cache_cRqMshr$pipelineResp_getAddrSucc,
1'd0 } :
{ cache_pipeline$first[523:518],
1'd1,
cache_pipeline$first[580:577],
1'd0 } ;
assign IF_cache_pipeline_first__533_BITS_519_TO_518_5_ETC___d2945 =
(cache_pipeline_first__533_BITS_519_TO_518_545__ETC___d2549 &&
cache_pipeline_first__533_BITS_521_TO_520_551__ETC___d2552) ?
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2943 :
cache_pipeline$first[511:0] ;
assign IF_cache_pipeline_first__533_BITS_519_TO_518_5_ETC___d2978 =
(cache_pipeline_first__533_BITS_519_TO_518_545__ETC___d2549 &&
cache_pipeline_first__533_BITS_521_TO_520_551__ETC___d2552) ?
3'd4 :
3'd3 ;
assign IF_cache_pipeline_first__533_BITS_523_TO_522_5_ETC___d2605 =
(cache_pipeline$first[523:522] == 2'd0 ||
cache_pipeline_first__533_BITS_571_TO_524_585__ETC___d2587) ?
IF_NOT_cache_pipeline_first__533_BITS_523_TO_5_ETC___d2598 :
cache_pipeline$first[519:518] != 2'd0 ||
cache_pipeline$first[521:520] != 2'd0 ||
cache_toMInfoQ$FULL_N ;
assign IF_cache_pipeline_first__533_BITS_523_TO_522_5_ETC___d2964 =
(cache_pipeline$first[523:522] == 2'd0 ||
cache_pipeline_first__533_BITS_571_TO_524_585__ETC___d2587) ?
{ cache_cRqMshr$pipelineResp_getRq[139:92],
IF_NOT_cache_pipeline_first__533_BITS_523_TO_5_ETC___d2955,
cache_pipeline$first[511:0] } :
((cache_pipeline$first[519:518] == 2'd0 &&
cache_pipeline$first[521:520] == 2'd0) ?
{ cache_cRqMshr$pipelineResp_getRq[139:92],
7'd1,
cache_pipeline$first[580:577],
513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA } :
{ cache_pipeline$first[571:518],
1'd1,
cache_pipeline$first[580:577],
1'd1,
cache_pipeline$first[511:0] }) ;
assign IF_cache_pipeline_first__533_BITS_523_TO_522_5_ETC___d2985 =
(cache_pipeline$first[523:522] == 2'd0 ||
cache_pipeline_first__533_BITS_571_TO_524_585__ETC___d2587) ?
((cache_pipeline$first[523:522] != 2'd0 &&
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2565 &&
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2567) ?
3'd4 :
3'd3) :
((cache_pipeline$first[519:518] == 2'd0 &&
cache_pipeline$first[521:520] == 2'd0) ?
3'd3 :
3'd2) ;
assign IF_cache_pipeline_first__533_BITS_523_TO_522_5_ETC___d3021 =
(cache_pipeline$first[523:522] == 2'd0 ||
cache_pipeline_first__533_BITS_571_TO_524_585__ETC___d2587) ?
{ cache_pipeline$first[576:573],
48'hAAAAAAAAAAAA,
cache_pipeline$first[523:522] == 2'd0,
IF_IF_cache_cRqMshr_pipelineResp_getRq_IF_cach_ETC___d3000,
IF_IF_cache_cRqMshr_pipelineResp_getRq_IF_cach_ETC___d3003 } :
{ cache_pipeline$first[576:573],
cache_pipeline$first[571:524],
cache_pipeline$first[519:518] == 2'd0 &&
cache_pipeline$first[521:520] == 2'd0,
(cache_pipeline$first[519:518] == 2'd0 &&
cache_pipeline$first[521:520] == 2'd0) ?
8'd34 :
{ (cache_pipeline$first[521:520] == 2'd0) ?
cache_pipeline$first[521:518] :
4'd4,
(cache_pipeline$first[519:518] == 2'd0) ?
cache_pipeline$first[519:516] :
4'd4 } } ;
assign IF_cache_pipeline_first__533_BITS_523_TO_522_5_ETC___d3055 =
(cache_pipeline$first[523:522] == 2'd0 ||
cache_pipeline_first__533_BITS_571_TO_524_585__ETC___d2587) ?
{ CASE_cache_cRqMshrpipelineResp_getRq_BIT_70_0_ETC__q257 ==
2'd0,
cache_pipeline$first[511:0] } :
{ cache_pipeline$first[523:522] == 2'd3,
cache_pipeline$first[511:0] } ;
assign IF_cache_pipeline_first__533_BITS_523_TO_522_5_ETC___d3103 =
(cache_pipeline$first[523:522] == 2'd3) ? 2'd2 : 2'd0 ;
assign IF_cache_pipeline_first__533_BIT_517_534_THEN__ETC___d2608 =
cache_pipeline$first[517] ?
!cache_pipeline_first__533_BITS_516_TO_513_535__ETC___d2537 ||
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2577 :
cache_cRqMshr_pipelineResp_searchEndOfChain_ca_ETC___d2607 ;
assign IF_cache_rqFromCQ_deqReq_dummy2_2_read__2_AND__ETC___d70 =
_theResult_____2__h6771 == v__h6009 ;
assign IF_cache_rqFromCQ_deqReq_lat_1_whas__3_THEN_ca_ETC___d39 =
WILL_FIRE_RL_cache_cRqTransfer_new_child ||
cache_rqFromCQ_deqReq_rl ;
assign IF_cache_rqFromCQ_enqReq_lat_1_whas_THEN_cache_ETC___d13 =
EN_to_child_rqFromC_enq ?
cache_rqFromCQ_enqReq_lat_0$wget[73] :
cache_rqFromCQ_enqReq_rl[73] ;
assign IF_cache_rqFromDmaQ_deqReq_dummy2_2_read__23_A_ETC___d531 =
_theResult_____2__h109016 == v__h69800 ;
assign IF_cache_rqFromDmaQ_deqReq_lat_1_whas__94_THEN_ETC___d500 =
WILL_FIRE_RL_cache_cRqTransfer_new_dma ||
cache_rqFromDmaQ_deqReq_rl ;
assign IF_cache_rqFromDmaQ_enqReq_lat_1_whas__27_THEN_ETC___d436 =
EN_dma_memReq_enq ?
cache_rqFromDmaQ_enqReq_lat_0$wget[645] :
cache_rqFromDmaQ_enqReq_rl[645] ;
assign IF_cache_rqFromDmaQ_enqReq_lat_1_whas__27_THEN_ETC___d443 =
EN_dma_memReq_enq ?
!cache_rqFromDmaQ_enqReq_lat_0$wget[645] :
!cache_rqFromDmaQ_enqReq_rl[645] ;
assign IF_cache_rsFromCQ_deqReq_dummy2_2_read__97_AND_ETC___d205 =
_theResult_____2__h20885 == v__h16145 ;
assign IF_cache_rsFromCQ_deqReq_lat_1_whas__68_THEN_c_ETC___d174 =
WILL_FIRE_RL_cache_cRsTransfer || cache_rsFromCQ_deqReq_rl ;
assign IF_cache_rsFromCQ_enqReq_lat_1_whas__01_THEN_N_ETC___d117 =
EN_to_child_rsFromC_enq ?
!cache_rsFromCQ_enqReq_lat_0$wget[580] :
!cache_rsFromCQ_enqReq_rl[580] ;
assign IF_cache_rsFromCQ_enqReq_lat_1_whas__01_THEN_c_ETC___d110 =
EN_to_child_rsFromC_enq ?
cache_rsFromCQ_enqReq_lat_0$wget[580] :
cache_rsFromCQ_enqReq_rl[580] ;
assign IF_cache_rsFromMQ_deqReq_dummy2_2_read__97_AND_ETC___d1005 =
_theResult_____2__h208601 == v__h203695 ;
assign IF_cache_rsFromMQ_deqReq_lat_1_whas__68_THEN_c_ETC___d974 =
cache_rsFromMQ_deqReq_lat_0$whas || cache_rsFromMQ_deqReq_rl ;
assign IF_cache_rsFromMQ_enqReq_lat_1_whas__39_THEN_c_ETC___d948 =
EN_to_mem_rsFromM_enq ?
cache_rsFromMQ_enqReq_lat_0$wget[517] :
cache_rsFromMQ_enqReq_rl[517] ;
assign IF_cache_rsLdToDmaQ_deqReq_dummy2_2_read__51_A_ETC___d659 =
_theResult_____2__h124337 == v__h119303 ;
assign IF_cache_rsLdToDmaQ_deqReq_lat_1_whas__22_THEN_ETC___d628 =
EN_dma_respLd_deq || cache_rsLdToDmaQ_deqReq_rl ;
assign IF_cache_rsLdToDmaQ_enqReq_lat_1_whas__70_THEN_ETC___d579 =
CAN_FIRE_RL_cache_sendRsLdToDma ?
cache_rsLdToDmaQ_enqReq_lat_0$wget[517] :
cache_rsLdToDmaQ_enqReq_rl[517] ;
assign IF_cache_rsLdToDmaQ_enqReq_lat_1_whas__70_THEN_ETC___d586 =
CAN_FIRE_RL_cache_sendRsLdToDma ?
!cache_rsLdToDmaQ_enqReq_lat_0$wget[517] :
!cache_rsLdToDmaQ_enqReq_rl[517] ;
assign IF_cache_rsStToDmaQ_deqReq_dummy2_2_read__69_A_ETC___d777 =
_theResult_____2__h132276 == v__h131518 ;
assign IF_cache_rsStToDmaQ_deqReq_lat_1_whas__40_THEN_ETC___d746 =
EN_dma_respSt_deq || cache_rsStToDmaQ_deqReq_rl ;
assign IF_cache_rsStToDmaQ_enqReq_lat_1_whas__95_THEN_ETC___d704 =
WILL_FIRE_RL_cache_sendRsStToDma ?
cache_rsStToDmaQ_enqReq_lat_0$wget[5] :
cache_rsStToDmaQ_enqReq_rl[5] ;
assign IF_cache_rsStToDmaQ_enqReq_lat_1_whas__95_THEN_ETC___d711 =
WILL_FIRE_RL_cache_sendRsStToDma ?
!cache_rsStToDmaQ_enqReq_lat_0$wget[5] :
!cache_rsStToDmaQ_enqReq_rl[5] ;
assign IF_cache_rsToCIndexQ_deqReq_dummy2_2_read__213_ETC___d1226 =
_theResult_____2__h227970 == v__h225834 ;
assign IF_cache_rsToCIndexQ_deqReq_lat_1_whas__188_TH_ETC___d1194 =
WILL_FIRE_RL_cache_sendRsToC || cache_rsToCIndexQ_deqReq_rl ;
assign IF_cache_rsToCIndexQ_enqReq_lat_1_whas__159_TH_ETC___d1168 =
cache_rsToCIndexQ_enqReq_lat_0$whas ?
cache_rsToCIndexQ_enqReq_lat_0$wget[6] :
cache_rsToCIndexQ_enqReq_rl[6] ;
assign IF_cache_toCQ_deqReq_dummy2_2_read__72_AND_IF__ETC___d380 =
_theResult_____2__h35530 == v__h30456 ;
assign IF_cache_toCQ_deqReq_lat_1_whas__43_THEN_cache_ETC___d349 =
EN_to_child_toC_deq || cache_toCQ_deqReq_rl ;
assign IF_cache_toCQ_enqReq_dummy2_2_read__64_AND_IF__ETC___d419 =
(cache_toCQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_toCQ_enqReq_lat_1_whas__44_THEN_cache_ETC___d253 &&
(cache_toCQ_enqReq_lat_0$whas ?
!cache_toCQ_enqReq_lat_0$wget[583] :
!cache_toCQ_enqReq_rl[583])) ?
{ 516'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA,
cache_toCQ_enqReq_lat_0$whas ?
cache_toCQ_enqReq_lat_0$wget[66:0] :
cache_toCQ_enqReq_rl[66:0] } :
{ cache_toCQ_enqReq_lat_0$whas ?
cache_toCQ_enqReq_lat_0$wget[582:519] :
cache_toCQ_enqReq_rl[582:519],
cache_toCQ_enqReq_lat_0$whas ?
cache_toCQ_enqReq_lat_0$wget[518:517] :
cache_toCQ_enqReq_rl[518:517],
x__h31086,
!cache_toCQ_enqReq_dummy2_2$Q_OUT ||
IF_cache_toCQ_enqReq_lat_1_whas__44_THEN_NOT_c_ETC___d260 ||
(cache_toCQ_enqReq_lat_0$whas ?
cache_toCQ_enqReq_lat_0$wget[515] :
cache_toCQ_enqReq_rl[515]),
cache_toCQ_enqReq_lat_0$whas ?
cache_toCQ_enqReq_lat_0$wget[514:3] :
cache_toCQ_enqReq_rl[514:3],
x__h33162 } ;
assign IF_cache_toCQ_enqReq_lat_1_whas__44_THEN_NOT_c_ETC___d260 =
cache_toCQ_enqReq_lat_0$whas ?
!cache_toCQ_enqReq_lat_0$wget[584] :
!cache_toCQ_enqReq_rl[584] ;
assign IF_cache_toCQ_enqReq_lat_1_whas__44_THEN_cache_ETC___d253 =
cache_toCQ_enqReq_lat_0$whas ?
cache_toCQ_enqReq_lat_0$wget[584] :
cache_toCQ_enqReq_rl[584] ;
assign IF_cache_toMQ_deqReq_dummy2_2_read__94_AND_IF__ETC___d902 =
_theResult_____2__h193500 == v__h158088 ;
assign IF_cache_toMQ_deqReq_lat_1_whas__65_THEN_cache_ETC___d871 =
EN_to_mem_toM_deq || cache_toMQ_deqReq_rl ;
assign IF_cache_toMQ_enqReq_dummy2_2_read__86_AND_IF__ETC___d931 =
(cache_toMQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_toMQ_enqReq_lat_1_whas__12_THEN_cache_ETC___d821 &&
(cache_toMQ_enqReq_lat_0$whas ?
!cache_toMQ_enqReq_lat_0$wget[640] :
!cache_toMQ_enqReq_rl[640])) ?
{ 571'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA,
cache_toMQ_enqReq_lat_0$whas ?
cache_toMQ_enqReq_lat_0$wget[68:0] :
cache_toMQ_enqReq_rl[68:0] } :
(cache_toMQ_enqReq_lat_0$whas ?
cache_toMQ_enqReq_lat_0$wget[639:0] :
cache_toMQ_enqReq_rl[639:0]) ;
assign IF_cache_toMQ_enqReq_lat_1_whas__12_THEN_NOT_c_ETC___d828 =
cache_toMQ_enqReq_lat_0$whas ?
!cache_toMQ_enqReq_lat_0$wget[641] :
!cache_toMQ_enqReq_rl[641] ;
assign IF_cache_toMQ_enqReq_lat_1_whas__12_THEN_cache_ETC___d821 =
cache_toMQ_enqReq_lat_0$whas ?
cache_toMQ_enqReq_lat_0$wget[641] :
cache_toMQ_enqReq_rl[641] ;
assign IF_perfReqQ_enqReq_lat_1_whas__449_THEN_perfRe_ETC___d3458 =
EN_perf_req ?
perfReqQ_enqReq_lat_0$wget[4] :
perfReqQ_enqReq_rl[4] ;
assign NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1822 =
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q6 ||
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q7 ||
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q8 ;
assign NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1824 =
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q9 ||
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q10 ||
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1822 ;
assign NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1826 =
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q11 ||
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q12 ||
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1824 ;
assign NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1828 =
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q13 ||
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q14 ||
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1826 ;
assign NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1830 =
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q15 ||
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q16 ||
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1828 ;
assign NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1832 =
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q17 ||
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q18 ||
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1830 ;
assign NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1834 =
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q19 ||
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q20 ||
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1832 ;
assign NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1836 =
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q21 ||
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q22 ||
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1834 ;
assign NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1838 =
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q23 ||
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q24 ||
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1836 ;
assign NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1840 =
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q25 ||
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q26 ||
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1838 ;
assign NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1842 =
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q27 ||
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q28 ||
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1840 ;
assign NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1844 =
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q29 ||
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q30 ||
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1842 ;
assign NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1846 =
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q31 ||
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q32 ||
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1844 ;
assign NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1848 =
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q33 ||
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q34 ||
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1846 ;
assign NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1850 =
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q35 ||
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q36 ||
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1848 ;
assign NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1852 =
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q37 ||
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q38 ||
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1850 ;
assign NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1854 =
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q39 ||
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q40 ||
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1852 ;
assign NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1856 =
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q41 ||
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q42 ||
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1854 ;
assign NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1858 =
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q43 ||
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q44 ||
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1856 ;
assign NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1860 =
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q45 ||
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q46 ||
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1858 ;
assign NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1862 =
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q47 ||
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q48 ||
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1860 ;
assign NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1864 =
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q49 ||
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q50 ||
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1862 ;
assign NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1866 =
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q51 ||
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q52 ||
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1864 ;
assign NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1868 =
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q53 ||
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q54 ||
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1866 ;
assign NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1870 =
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q55 ||
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q56 ||
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1868 ;
assign NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1872 =
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q57 ||
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q58 ||
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1870 ;
assign NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1874 =
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q59 ||
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q60 ||
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1872 ;
assign NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1876 =
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q61 ||
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q62 ||
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1874 ;
assign NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1878 =
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q63 ||
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q64 ||
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1876 ;
assign NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1880 =
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q65 ||
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q66 ||
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1878 ;
assign NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1882 =
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q67 ||
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q68 ||
NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_0_367_BI_ETC___d1880 ;
assign NOT_SEL_ARR_NOT_cache_rsFromCQ_data_0_171_BIT__ETC___d2229 =
{ !CASE_cache_rsFromCQ_deqP_0_NOT_cache_rsFromCQ__ETC__q251,
SEL_ARR_cache_rsFromCQ_data_0_171_BITS_512_TO__ETC___d2223,
x__h255367 } ;
assign NOT_cache_cRqMshr_pipelineResp_getRq_IF_cache__ETC___d3038 =
!cache_cRqMshr$pipelineResp_getRq[5] &&
(cache_pipeline_first__533_BITS_571_TO_524_585__ETC___d3033 ||
cache_pipeline$first[523:522] != 2'd0 &&
!cache_pipeline_first__533_BITS_571_TO_524_585__ETC___d2587 &&
cache_pipeline$first[519:518] == 2'd0 &&
cache_pipeline$first[521:520] == 2'd0) ;
assign NOT_cache_cRqRetryIndexQ_clearReq_dummy2_1_rea_ETC___d1101 =
!cache_cRqRetryIndexQ_clearReq_dummy2_1$Q_OUT ||
!cache_cRqRetryIndexQ_clearReq_rl ;
assign NOT_cache_cRqRetryIndexQ_enqReq_dummy2_2_read__ETC___d1119 =
(!cache_cRqRetryIndexQ_enqReq_dummy2_2$Q_OUT ||
(cache_cRqRetryIndexQ_enqReq_lat_0$whas ?
!cache_cRqRetryIndexQ_enqReq_lat_0$wget[4] :
!cache_cRqRetryIndexQ_enqReq_rl[4])) &&
(cache_cRqRetryIndexQ_deqReq_dummy2_2$Q_OUT &&
IF_cache_cRqRetryIndexQ_deqReq_lat_1_whas__064_ETC___d1070 ||
cache_cRqRetryIndexQ_empty) ;
assign NOT_cache_pipeline_first__533_BITS_523_TO_522__ETC___d2623 =
cache_pipeline$first[523:522] != 2'd0 &&
cache_pipeline_first__533_BITS_571_TO_524_585__ETC___d2587 &&
cache_pipeline_first__533_BITS_519_TO_518_545__ETC___d2549 &&
cache_pipeline_first__533_BITS_521_TO_520_551__ETC___d2552 &&
cache_cRqMshr$pipelineResp_getAddrSucc[4] ;
assign NOT_cache_pipeline_first__533_BITS_523_TO_522__ETC___d3062 =
cache_pipeline$first[523:522] != 2'd0 &&
cache_pipeline_first__533_BITS_571_TO_524_585__ETC___d2587 &&
cache_pipeline_first__533_BITS_519_TO_518_545__ETC___d2549 &&
cache_pipeline_first__533_BITS_521_TO_520_551__ETC___d2552 &&
cache_cRqMshr$pipelineResp_getRq[73:72] == 2'd3 ;
assign NOT_cache_pipeline_first__533_BITS_523_TO_522__ETC___d3072 =
cache_pipeline$first[523:522] != 2'd0 &&
cache_pipeline_first__533_BITS_571_TO_524_585__ETC___d2587 &&
cache_pipeline_first__533_BITS_519_TO_518_545__ETC___d2549 &&
cache_pipeline_first__533_BITS_521_TO_520_551__ETC___d2552 &&
cache_cRqMshr$pipelineResp_getRq[73:72] != 2'd3 ;
assign NOT_cache_pipeline_first__533_BIT_512_142_198__ETC___d3436 =
!cache_pipeline$first[512] &&
IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSlot__ETC___d3201 &&
IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSlot__ETC___d3204 &&
cache_cRqMshr$pipelineResp_getRq[5] &&
cache_cRqMshr$pipelineResp_getRq[73:72] == 2'd3 ;
assign NOT_cache_pipeline_first__533_BIT_512_142_198__ETC___d3440 =
!cache_pipeline$first[512] &&
IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSlot__ETC___d3201 &&
IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSlot__ETC___d3204 &&
cache_cRqMshr$pipelineResp_getRq[5] &&
cache_cRqMshr$pipelineResp_getRq[73:72] != 2'd3 ;
assign NOT_cache_pipeline_first__533_BIT_512_142_198__ETC___d3443 =
!cache_pipeline$first[512] &&
IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSlot__ETC___d3201 &&
IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSlot__ETC___d3204 &&
!cache_cRqMshr$pipelineResp_getRq[5] ;
assign NOT_cache_pipeline_first__533_BIT_517_534_031__ETC___d3041 =
!cache_pipeline$first[517] &&
(!cache_cRqMshr$pipelineResp_searchEndOfChain[4] ||
cache_cRqMshr$pipelineResp_getState != 3'd1) &&
(cache_cRqMshr_pipelineResp_getRq_IF_cache_pipe_ETC___d3032 ||
NOT_cache_cRqMshr_pipelineResp_getRq_IF_cache__ETC___d3038) ;
assign NOT_cache_pipeline_first__533_BIT_517_534_031__ETC___d3065 =
!cache_pipeline$first[517] &&
(!cache_cRqMshr$pipelineResp_searchEndOfChain[4] ||
cache_cRqMshr$pipelineResp_getState != 3'd1) &&
cache_cRqMshr$pipelineResp_getRq[5] &&
NOT_cache_pipeline_first__533_BITS_523_TO_522__ETC___d3062 ;
assign NOT_cache_pipeline_first__533_BIT_517_534_031__ETC___d3075 =
!cache_pipeline$first[517] &&
(!cache_cRqMshr$pipelineResp_searchEndOfChain[4] ||
cache_cRqMshr$pipelineResp_getState != 3'd1) &&
cache_cRqMshr$pipelineResp_getRq[5] &&
NOT_cache_pipeline_first__533_BITS_523_TO_522__ETC___d3072 ;
assign NOT_cache_pipeline_first__533_BIT_517_534_031__ETC___d3081 =
!cache_pipeline$first[517] &&
(!cache_cRqMshr$pipelineResp_searchEndOfChain[4] ||
cache_cRqMshr$pipelineResp_getState != 3'd1) &&
!cache_cRqMshr$pipelineResp_getRq[5] &&
cache_pipeline_first__533_BITS_571_TO_524_585__ETC___d3033 ;
assign NOT_cache_pipeline_first__533_BIT_517_534_031__ETC___d3119 =
!cache_pipeline$first[517] &&
(!cache_cRqMshr$pipelineResp_searchEndOfChain[4] ||
cache_cRqMshr$pipelineResp_getState != 3'd1) &&
cache_cRqMshr$pipelineResp_getRq[5] &&
(cache_pipeline$first[523:522] == 2'd0 ||
!cache_pipeline_first__533_BITS_571_TO_524_585__ETC___d2587) &&
cache_cRqMshr$pipelineResp_getAddrSucc[4] ;
assign NOT_cache_pipeline_notEmpty__455_456_OR_IF_cac_ETC___d2477 =
!cache_pipeline$notEmpty ||
CASE_cache_pipelineunguard_first_BITS_582_TO__ETC__q88 ;
assign NOT_cache_rqFromCQ_clearReq_dummy2_1_read__8_9_ETC___d53 =
!cache_rqFromCQ_clearReq_dummy2_1$Q_OUT ||
!cache_rqFromCQ_clearReq_rl ;
assign NOT_cache_rqFromCQ_enqReq_dummy2_2_read__4_4_O_ETC___d88 =
(!cache_rqFromCQ_enqReq_dummy2_2$Q_OUT ||
(EN_to_child_rqFromC_enq ?
!cache_rqFromCQ_enqReq_lat_0$wget[73] :
!cache_rqFromCQ_enqReq_rl[73])) &&
(cache_rqFromCQ_deqReq_dummy2_2$Q_OUT &&
IF_cache_rqFromCQ_deqReq_lat_1_whas__3_THEN_ca_ETC___d39 ||
cache_rqFromCQ_empty) ;
assign NOT_cache_rqFromDmaQ_clearReq_dummy2_1_read__0_ETC___d514 =
!cache_rqFromDmaQ_clearReq_dummy2_1$Q_OUT ||
!cache_rqFromDmaQ_clearReq_rl ;
assign NOT_cache_rqFromDmaQ_enqReq_dummy2_2_read__15__ETC___d549 =
(!cache_rqFromDmaQ_enqReq_dummy2_2$Q_OUT ||
IF_cache_rqFromDmaQ_enqReq_lat_1_whas__27_THEN_ETC___d443) &&
(cache_rqFromDmaQ_deqReq_dummy2_2$Q_OUT &&
IF_cache_rqFromDmaQ_deqReq_lat_1_whas__94_THEN_ETC___d500 ||
cache_rqFromDmaQ_empty) ;
assign NOT_cache_rsFromCQ_clearReq_dummy2_1_read__83__ETC___d188 =
!cache_rsFromCQ_clearReq_dummy2_1$Q_OUT ||
!cache_rsFromCQ_clearReq_rl ;
assign NOT_cache_rsFromCQ_enqReq_dummy2_2_read__89_19_ETC___d223 =
(!cache_rsFromCQ_enqReq_dummy2_2$Q_OUT ||
IF_cache_rsFromCQ_enqReq_lat_1_whas__01_THEN_N_ETC___d117) &&
(cache_rsFromCQ_deqReq_dummy2_2$Q_OUT &&
IF_cache_rsFromCQ_deqReq_lat_1_whas__68_THEN_c_ETC___d174 ||
cache_rsFromCQ_empty) ;
assign NOT_cache_rsFromMQ_clearReq_dummy2_1_read__83__ETC___d988 =
!cache_rsFromMQ_clearReq_dummy2_1$Q_OUT ||
!cache_rsFromMQ_clearReq_rl ;
assign NOT_cache_rsFromMQ_enqReq_dummy2_2_read__89_01_ETC___d1023 =
(!cache_rsFromMQ_enqReq_dummy2_2$Q_OUT ||
(EN_to_mem_rsFromM_enq ?
!cache_rsFromMQ_enqReq_lat_0$wget[517] :
!cache_rsFromMQ_enqReq_rl[517])) &&
(cache_rsFromMQ_deqReq_dummy2_2$Q_OUT &&
IF_cache_rsFromMQ_deqReq_lat_1_whas__68_THEN_c_ETC___d974 ||
cache_rsFromMQ_empty) ;
assign NOT_cache_rsLdToDmaQ_clearReq_dummy2_1_read__3_ETC___d642 =
!cache_rsLdToDmaQ_clearReq_dummy2_1$Q_OUT ||
!cache_rsLdToDmaQ_clearReq_rl ;
assign NOT_cache_rsLdToDmaQ_enqReq_dummy2_2_read__43__ETC___d677 =
(!cache_rsLdToDmaQ_enqReq_dummy2_2$Q_OUT ||
IF_cache_rsLdToDmaQ_enqReq_lat_1_whas__70_THEN_ETC___d586) &&
(cache_rsLdToDmaQ_deqReq_dummy2_2$Q_OUT &&
IF_cache_rsLdToDmaQ_deqReq_lat_1_whas__22_THEN_ETC___d628 ||
cache_rsLdToDmaQ_empty) ;
assign NOT_cache_rsStToDmaQ_clearReq_dummy2_1_read__5_ETC___d760 =
!cache_rsStToDmaQ_clearReq_dummy2_1$Q_OUT ||
!cache_rsStToDmaQ_clearReq_rl ;
assign NOT_cache_rsStToDmaQ_enqReq_dummy2_2_read__61__ETC___d795 =
(!cache_rsStToDmaQ_enqReq_dummy2_2$Q_OUT ||
IF_cache_rsStToDmaQ_enqReq_lat_1_whas__95_THEN_ETC___d711) &&
(cache_rsStToDmaQ_deqReq_dummy2_2$Q_OUT &&
IF_cache_rsStToDmaQ_deqReq_lat_1_whas__40_THEN_ETC___d746 ||
cache_rsStToDmaQ_empty) ;
assign NOT_cache_rsToCIndexQ_clearReq_dummy2_1_read___ETC___d1225 =
!cache_rsToCIndexQ_clearReq_dummy2_1$Q_OUT ||
!cache_rsToCIndexQ_clearReq_rl ;
assign NOT_cache_rsToCIndexQ_enqReq_dummy2_2_read__20_ETC___d1243 =
(!cache_rsToCIndexQ_enqReq_dummy2_2$Q_OUT ||
(cache_rsToCIndexQ_enqReq_lat_0$whas ?
!cache_rsToCIndexQ_enqReq_lat_0$wget[6] :
!cache_rsToCIndexQ_enqReq_rl[6])) &&
(cache_rsToCIndexQ_deqReq_dummy2_2$Q_OUT &&
IF_cache_rsToCIndexQ_deqReq_lat_1_whas__188_TH_ETC___d1194 ||
cache_rsToCIndexQ_empty) ;
assign NOT_cache_toCQ_clearReq_dummy2_1_read__58_59_O_ETC___d363 =
!cache_toCQ_clearReq_dummy2_1$Q_OUT || !cache_toCQ_clearReq_rl ;
assign NOT_cache_toCQ_enqReq_dummy2_2_read__64_94_OR__ETC___d398 =
(!cache_toCQ_enqReq_dummy2_2$Q_OUT ||
IF_cache_toCQ_enqReq_lat_1_whas__44_THEN_NOT_c_ETC___d260) &&
(cache_toCQ_deqReq_dummy2_2$Q_OUT &&
IF_cache_toCQ_deqReq_lat_1_whas__43_THEN_cache_ETC___d349 ||
cache_toCQ_empty) ;
assign NOT_cache_toMQ_clearReq_dummy2_1_read__80_81_O_ETC___d885 =
!cache_toMQ_clearReq_dummy2_1$Q_OUT || !cache_toMQ_clearReq_rl ;
assign NOT_cache_toMQ_enqReq_dummy2_2_read__86_16_OR__ETC___d920 =
(!cache_toMQ_enqReq_dummy2_2$Q_OUT ||
IF_cache_toMQ_enqReq_lat_1_whas__12_THEN_NOT_c_ETC___d828) &&
(cache_toMQ_deqReq_dummy2_2$Q_OUT &&
IF_cache_toMQ_deqReq_lat_1_whas__65_THEN_cache_ETC___d871 ||
cache_toMQ_empty) ;
assign NOT_perfReqQ_clearReq_dummy2_1_read__493_494_O_ETC___d3498 =
!perfReqQ_clearReq_dummy2_1$Q_OUT || !perfReqQ_clearReq_rl ;
assign NOT_perfReqQ_enqReq_dummy2_2_read__499_514_OR__ETC___d3519 =
(!perfReqQ_enqReq_dummy2_2$Q_OUT ||
(EN_perf_req ?
!perfReqQ_enqReq_lat_0$wget[4] :
!perfReqQ_enqReq_rl[4])) &&
(perfReqQ_deqReq_dummy2_2$Q_OUT &&
(EN_perf_resp || perfReqQ_deqReq_rl) ||
perfReqQ_empty) ;
assign SEL_ARR_cache_cRqMshr_pipelineResp_getSlot_IF__ETC___d3184 =
CASE_cache_pipelinefirst_BIT_577_0_cache_cRqM_ETC__q97 <
SEL_ARR_cache_pipeline_first__533_BITS_519_TO__ETC___d3144 ;
assign SEL_ARR_cache_rqFromCQ_data_0_328_BITS_6_TO_5__ETC___d1356 =
{ CASE_cache_rqFromCQ_deqP_0_cache_rqFromCQ_data_ETC__q237,
CASE_cache_rqFromCQ_deqP_0_cache_rqFromCQ_data_ETC__q238,
x__h231129,
67'h55555555555555552,
x__h237718 } ;
assign SEL_ARR_cache_rqFromDmaQ_data_0_367_BITS_516_T_ETC___d2146 =
{ CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q74,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q75,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q76,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q77 } ;
assign SEL_ARR_cache_rqFromDmaQ_data_0_367_BITS_516_T_ETC___d2155 =
{ SEL_ARR_cache_rqFromDmaQ_data_0_367_BITS_516_T_ETC___d2146,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q80,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q81 } ;
assign SEL_ARR_cache_rqFromDmaQ_data_0_367_BITS_516_T_ETC___d2164 =
{ SEL_ARR_cache_rqFromDmaQ_data_0_367_BITS_516_T_ETC___d2155,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q246,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q247 } ;
assign SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1894 =
{ CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q93,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q94,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q95,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q96 } ;
assign SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1899 =
{ SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1894,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q112,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q113 } ;
assign SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1904 =
{ SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1899,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q116,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q117 } ;
assign SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1909 =
{ SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1904,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q120,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q121 } ;
assign SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1914 =
{ SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1909,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q124,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q125 } ;
assign SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1919 =
{ SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1914,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q128,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q129 } ;
assign SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1924 =
{ SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1919,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q132,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q133 } ;
assign SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1929 =
{ SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1924,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q136,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q137 } ;
assign SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1934 =
{ SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1929,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q140,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q141 } ;
assign SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1939 =
{ SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1934,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q144,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q145 } ;
assign SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1944 =
{ SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1939,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q148,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q149 } ;
assign SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1949 =
{ SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1944,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q152,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q153 } ;
assign SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1954 =
{ SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1949,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q156,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q157 } ;
assign SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1959 =
{ SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1954,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q160,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q161 } ;
assign SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1964 =
{ SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1959,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q164,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q165 } ;
assign SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1969 =
{ SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1964,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q168,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q169 } ;
assign SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1974 =
{ SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1969,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q172,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q173 } ;
assign SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1979 =
{ SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1974,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q176,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q177 } ;
assign SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1984 =
{ SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1979,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q180,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q181 } ;
assign SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1989 =
{ SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1984,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q184,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q185 } ;
assign SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1994 =
{ SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1989,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q188,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q189 } ;
assign SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1999 =
{ SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1994,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q192,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q193 } ;
assign SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d2004 =
{ SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d1999,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q196,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q197 } ;
assign SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d2009 =
{ SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d2004,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q200,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q201 } ;
assign SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d2014 =
{ SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d2009,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q204,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q205 } ;
assign SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d2019 =
{ SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d2014,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q208,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q209 } ;
assign SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d2024 =
{ SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d2019,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q212,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q213 } ;
assign SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d2029 =
{ SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d2024,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q216,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q217 } ;
assign SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d2034 =
{ SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d2029,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q220,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q221 } ;
assign SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d2039 =
{ SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d2034,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q224,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q225 } ;
assign SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d2044 =
{ SEL_ARR_cache_rqFromDmaQ_data_0_367_BIT_580_81_ETC___d2039,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q232,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q233 } ;
assign SEL_ARR_cache_rsFromCQ_data_0_171_BITS_512_TO__ETC___d2205 =
{ CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q70,
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q71,
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q72,
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q73 } ;
assign SEL_ARR_cache_rsFromCQ_data_0_171_BITS_512_TO__ETC___d2214 =
{ SEL_ARR_cache_rsFromCQ_data_0_171_BITS_512_TO__ETC___d2205,
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q78,
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q79 } ;
assign SEL_ARR_cache_rsFromCQ_data_0_171_BITS_512_TO__ETC___d2223 =
{ SEL_ARR_cache_rsFromCQ_data_0_171_BITS_512_TO__ETC___d2214,
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q249,
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q250 } ;
assign SEL_ARR_cache_rsFromCQ_data_0_171_BITS_579_TO__ETC___d2230 =
{ CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q253,
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q254,
NOT_SEL_ARR_NOT_cache_rsFromCQ_data_0_171_BIT__ETC___d2229 } ;
assign SEL_ARR_cache_rsFromMQ_data_0_234_BITS_516_TO__ETC___d2267 =
{ CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q82,
CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q83,
CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q84,
CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q85 } ;
assign SEL_ARR_cache_rsFromMQ_data_0_234_BITS_516_TO__ETC___d2276 =
{ SEL_ARR_cache_rsFromMQ_data_0_234_BITS_516_TO__ETC___d2267,
CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q86,
CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q87 } ;
assign SEL_ARR_cache_rsFromMQ_data_0_234_BITS_516_TO__ETC___d2285 =
{ SEL_ARR_cache_rsFromMQ_data_0_234_BITS_516_TO__ETC___d2276,
CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q91,
CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q92 } ;
assign SEL_ARR_cache_rsLdToDmaQ_data_0_624_BITS_516_T_ETC___d3638 =
{ CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q239,
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q240,
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q241 } ;
assign SEL_ARR_cache_rsLdToDmaQ_data_0_624_BITS_516_T_ETC___d3647 =
{ SEL_ARR_cache_rsLdToDmaQ_data_0_624_BITS_516_T_ETC___d3638,
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q242,
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q243 } ;
assign SEL_ARR_cache_rsLdToDmaQ_data_0_624_BITS_516_T_ETC___d3656 =
{ SEL_ARR_cache_rsLdToDmaQ_data_0_624_BITS_516_T_ETC___d3647,
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q264,
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q265 } ;
assign SEL_ARR_cache_toCQ_data_0_534_BITS_514_TO_451__ETC___d3593 =
{ CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q100,
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q101,
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q102,
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q103 } ;
assign SEL_ARR_cache_toCQ_data_0_534_BITS_514_TO_451__ETC___d3602 =
{ SEL_ARR_cache_toCQ_data_0_534_BITS_514_TO_451__ETC___d3593,
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q104,
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q105 } ;
assign SEL_ARR_cache_toCQ_data_0_534_BITS_514_TO_451__ETC___d3607 =
{ SEL_ARR_cache_toCQ_data_0_534_BITS_514_TO_451__ETC___d3602,
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q248,
SEL_ARR_cache_toCQ_data_0_534_BITS_66_TO_3_543_ETC___d3546 } ;
assign SEL_ARR_cache_toCQ_data_0_534_BITS_582_TO_519__ETC___d3615 =
{ CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q259,
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q260,
SEL_ARR_cache_toCQ_data_0_534_BIT_516_565_cach_ETC___d3614 } ;
assign SEL_ARR_cache_toCQ_data_0_534_BIT_516_565_cach_ETC___d3614 =
{ x__h384525,
!CASE_cache_toCQ_deqP_0_NOT_cache_toCQ_data_0_B_ETC__q252,
SEL_ARR_cache_toCQ_data_0_534_BITS_514_TO_451__ETC___d3607,
x__h386046 } ;
assign SEL_ARR_cache_toMQ_data_0_699_BITS_511_TO_448__ETC___d4031 =
{ CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q226,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q227,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q228,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q229 } ;
assign SEL_ARR_cache_toMQ_data_0_699_BITS_511_TO_448__ETC___d4040 =
{ SEL_ARR_cache_toMQ_data_0_699_BITS_511_TO_448__ETC___d4031,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q230,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q231 } ;
assign SEL_ARR_cache_toMQ_data_0_699_BITS_511_TO_448__ETC___d4049 =
{ SEL_ARR_cache_toMQ_data_0_699_BITS_511_TO_448__ETC___d4040,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q255,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q256 } ;
assign SEL_ARR_cache_toMQ_data_0_699_BITS_639_TO_576__ETC___d4050 =
{ CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q263,
SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d4013,
SEL_ARR_cache_toMQ_data_0_699_BITS_511_TO_448__ETC___d4049 } ;
assign SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3743 =
{ CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q106,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q107,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q108,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q109 } ;
assign SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3752 =
{ SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3743,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q110,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q111 } ;
assign SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3761 =
{ SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3752,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q114,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q115 } ;
assign SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3770 =
{ SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3761,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q118,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q119 } ;
assign SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3779 =
{ SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3770,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q122,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q123 } ;
assign SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3788 =
{ SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3779,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q126,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q127 } ;
assign SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3797 =
{ SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3788,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q130,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q131 } ;
assign SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3806 =
{ SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3797,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q134,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q135 } ;
assign SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3815 =
{ SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3806,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q138,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q139 } ;
assign SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3824 =
{ SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3815,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q142,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q143 } ;
assign SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3833 =
{ SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3824,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q146,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q147 } ;
assign SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3842 =
{ SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3833,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q150,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q151 } ;
assign SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3851 =
{ SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3842,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q154,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q155 } ;
assign SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3860 =
{ SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3851,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q158,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q159 } ;
assign SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3869 =
{ SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3860,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q162,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q163 } ;
assign SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3878 =
{ SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3869,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q166,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q167 } ;
assign SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3887 =
{ SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3878,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q170,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q171 } ;
assign SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3896 =
{ SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3887,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q174,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q175 } ;
assign SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3905 =
{ SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3896,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q178,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q179 } ;
assign SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3914 =
{ SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3905,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q182,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q183 } ;
assign SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3923 =
{ SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3914,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q186,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q187 } ;
assign SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3932 =
{ SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3923,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q190,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q191 } ;
assign SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3941 =
{ SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3932,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q194,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q195 } ;
assign SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3950 =
{ SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3941,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q198,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q199 } ;
assign SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3959 =
{ SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3950,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q202,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q203 } ;
assign SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3968 =
{ SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3959,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q206,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q207 } ;
assign SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3977 =
{ SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3968,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q210,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q211 } ;
assign SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3986 =
{ SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3977,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q214,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q215 } ;
assign SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3995 =
{ SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3986,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q218,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q219 } ;
assign SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d4004 =
{ SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d3995,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q222,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q223 } ;
assign SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d4013 =
{ SEL_ARR_cache_toMQ_data_0_699_BIT_575_726_cach_ETC___d4004,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q244,
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q245 } ;
assign _0_CONCAT_IF_cache_pipeline_first__533_BITS_521_ETC___d2993 =
{ 1'd0,
cache_pipeline_first__533_BITS_521_TO_520_551__ETC___d2552 ?
4'd2 :
{ 2'd1,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2548 },
cache_pipeline_first__533_BITS_519_TO_518_545__ETC___d2549 ?
4'd2 :
{ 2'd1,
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2548 } } ;
assign _0_OR_IF_SEL_ARR_cache_pipeline_first__533_BITS_ETC___d3165 =
IF_SEL_ARR_cache_pipeline_first__533_BITS_519__ETC___d3158 ||
cache_toMInfoQ$FULL_N &&
(!cache_cRqMshr$pipelineResp_getRepSucc[4] ||
!cache_cRqRetryIndexQ_full) ;
assign _0_OR_NOT_CASE_cache_pipeline_first__533_BIT_57_ETC___d3192 =
IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSlot__ETC___d3186 ||
IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSlot__ETC___d3188 ||
(cache_cRqMshr$pipelineResp_getRq[5] ?
IF_cache_pipeline_RDY_first__531_AND_cache_cRq_ETC___d2560 :
!cache_rsToCIndexQ_full) ;
assign _1_CONCAT_NOT_SEL_ARR_NOT_cache_rqFromDmaQ_data_ETC___d2062 =
{ 1'd1,
!CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q234,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q235,
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q236 } ;
assign _theResult_____2__h109016 =
(cache_rqFromDmaQ_deqReq_dummy2_2$Q_OUT &&
IF_cache_rqFromDmaQ_deqReq_lat_1_whas__94_THEN_ETC___d500) ?
next_deqP___1__h109335 :
cache_rqFromDmaQ_deqP ;
assign _theResult_____2__h124337 =
(cache_rsLdToDmaQ_deqReq_dummy2_2$Q_OUT &&
IF_cache_rsLdToDmaQ_deqReq_lat_1_whas__22_THEN_ETC___d628) ?
next_deqP___1__h124656 :
cache_rsLdToDmaQ_deqP ;
assign _theResult_____2__h132276 =
(cache_rsStToDmaQ_deqReq_dummy2_2$Q_OUT &&
IF_cache_rsStToDmaQ_deqReq_lat_1_whas__40_THEN_ETC___d746) ?
next_deqP___1__h132595 :
cache_rsStToDmaQ_deqP ;
assign _theResult_____2__h193500 =
(cache_toMQ_deqReq_dummy2_2$Q_OUT &&
IF_cache_toMQ_deqReq_lat_1_whas__65_THEN_cache_ETC___d871) ?
next_deqP___1__h193819 :
cache_toMQ_deqP ;
assign _theResult_____2__h208601 =
(cache_rsFromMQ_deqReq_dummy2_2$Q_OUT &&
IF_cache_rsFromMQ_deqReq_lat_1_whas__68_THEN_c_ETC___d974) ?
next_deqP___1__h208920 :
cache_rsFromMQ_deqP ;
assign _theResult_____2__h20885 =
(cache_rsFromCQ_deqReq_dummy2_2$Q_OUT &&
IF_cache_rsFromCQ_deqReq_lat_1_whas__68_THEN_c_ETC___d174) ?
next_deqP___1__h21204 :
cache_rsFromCQ_deqP ;
assign _theResult_____2__h217951 =
(cache_cRqRetryIndexQ_deqReq_dummy2_2$Q_OUT &&
IF_cache_cRqRetryIndexQ_deqReq_lat_1_whas__064_ETC___d1070) ?
next_deqP___1__h218270 :
cache_cRqRetryIndexQ_deqP ;
assign _theResult_____2__h227970 =
(cache_rsToCIndexQ_deqReq_dummy2_2$Q_OUT &&
IF_cache_rsToCIndexQ_deqReq_lat_1_whas__188_TH_ETC___d1194) ?
next_deqP___1__h228289 :
cache_rsToCIndexQ_deqP ;
assign _theResult_____2__h35530 =
(cache_toCQ_deqReq_dummy2_2$Q_OUT &&
IF_cache_toCQ_deqReq_lat_1_whas__43_THEN_cache_ETC___d349) ?
next_deqP___1__h35849 :
cache_toCQ_deqP ;
assign _theResult_____2__h6771 =
(cache_rqFromCQ_deqReq_dummy2_2$Q_OUT &&
IF_cache_rqFromCQ_deqReq_lat_1_whas__3_THEN_ca_ETC___d39) ?
next_deqP___1__h7090 :
cache_rqFromCQ_deqP ;
assign addr__h267920 =
{ cache_cRqMshr$sendToM_getSlot[56:9],
cache_cRqMshr$sendToM_getRq[91:76] } ;
assign cache_cRqMshr_pipelineResp_getRq_IF_cache_pipe_ETC___d2947 =
{ cache_cRqMshr$pipelineResp_getRq[139:92],
cache_cRqMshr$pipelineResp_getRq[5] ?
IF_cache_pipeline_first__533_BITS_519_TO_518_5_ETC___d2644 :
IF_IF_cache_cRqMshr_pipelineResp_getRq_IF_cach_ETC___d2649,
cache_cRqMshr$pipelineResp_getRq[5] ?
IF_cache_pipeline_first__533_BITS_519_TO_518_5_ETC___d2945 :
cache_pipeline$first[511:0] } ;
assign cache_cRqMshr_pipelineResp_getRq_IF_cache_pipe_ETC___d3028 =
cache_cRqMshr$pipelineResp_getRq[5] &&
cache_pipeline_first__533_BITS_519_TO_518_545__ETC___d2549 &&
cache_pipeline_first__533_BITS_521_TO_520_551__ETC___d2552 ||
!cache_cRqMshr$pipelineResp_getRq[5] &&
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2565 &&
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2567 ;
assign cache_cRqMshr_pipelineResp_getRq_IF_cache_pipe_ETC___d3032 =
cache_cRqMshr$pipelineResp_getRq[5] &&
cache_pipeline$first[523:522] != 2'd0 &&
cache_pipeline_first__533_BITS_571_TO_524_585__ETC___d2587 &&
cache_pipeline_first__533_BITS_519_TO_518_545__ETC___d2549 &&
cache_pipeline_first__533_BITS_521_TO_520_551__ETC___d2552 ;
assign cache_cRqMshr_pipelineResp_getRq_IF_cache_pipe_ETC___d3098 =
cache_cRqMshr$pipelineResp_getRq[5] &&
(cache_pipeline$first[523:522] == 2'd0 ||
!cache_pipeline_first__533_BITS_571_TO_524_585__ETC___d2587) ||
!cache_cRqMshr$pipelineResp_getRq[5] &&
(cache_pipeline$first[523:522] == 2'd0 ||
!cache_pipeline_first__533_BITS_571_TO_524_585__ETC___d2587 &&
cache_pipeline$first[519:518] == 2'd0 &&
cache_pipeline$first[521:520] == 2'd0) ;
assign cache_cRqMshr_pipelineResp_getRq_IF_cache_pipe_ETC___d3387 =
{ cache_cRqMshr$pipelineResp_getRq[139:92],
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3220,
cache_cRqMshr$pipelineResp_getRq[5] ?
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d3385 :
cache_pipeline$first[511:0] } ;
assign cache_cRqMshr_pipelineResp_getSlot_IF_cache_pi_ETC___d3408 =
{ cache_cRqMshr$pipelineResp_getSlot[60:8],
IF_SEL_ARR_cache_pipeline_first__533_BITS_519__ETC___d3214 ?
4'd2 :
{ IF_IF_SEL_ARR_cache_pipeline_first__533_BITS_5_ETC___d3400,
cache_cRqMshr$pipelineResp_getSlot[5:4] },
IF_SEL_ARR_cache_pipeline_first__533_BITS_519__ETC___d3213 ?
4'd2 :
{ IF_IF_SEL_ARR_cache_pipeline_first__533_BITS_5_ETC___d3405,
cache_cRqMshr$pipelineResp_getSlot[1:0] } } ;
assign cache_cRqMshr_pipelineResp_searchEndOfChain_ca_ETC___d2607 =
cache_cRqMshr$pipelineResp_searchEndOfChain[4] &&
cache_cRqMshr$pipelineResp_getState == 3'd1 ||
(cache_cRqMshr$pipelineResp_getRq[5] ?
IF_NOT_cache_pipeline_first__533_BITS_523_TO_5_ETC___d2595 :
IF_cache_pipeline_first__533_BITS_523_TO_522_5_ETC___d2605) ;
assign cache_cRqMshrpipelineResp_getData_BITS_511_TO_64__q89 =
cache_cRqMshr$pipelineResp_getData[511:64] ;
assign cache_cRqMshrpipelineResp_getData_BITS_63_TO_0__q90 =
cache_cRqMshr$pipelineResp_getData[63:0] ;
assign cache_cRqRetryIndexQ_enqReq_dummy2_2_read__081_ETC___d1112 =
cache_cRqRetryIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_cRqRetryIndexQ_enqReq_lat_1_whas__035_ETC___d1044 ||
(!cache_cRqRetryIndexQ_deqReq_dummy2_2$Q_OUT ||
!WILL_FIRE_RL_cache_cRqTransfer_retry &&
!cache_cRqRetryIndexQ_deqReq_rl) &&
cache_cRqRetryIndexQ_full ;
assign cache_pipeline_RDY_deqWrite__532_AND_NOT_cache_ETC___d3195 =
cache_pipeline$RDY_deqWrite &&
(!cache_pipeline$first[517] ||
(cache_pipeline$first[512] ?
_0_OR_IF_SEL_ARR_cache_pipeline_first__533_BITS_ETC___d3165 :
_0_OR_NOT_CASE_cache_pipeline_first__533_BIT_57_ETC___d3192)) ;
assign cache_pipeline_first__533_BITS_516_TO_513_535__ETC___d2537 =
cache_pipeline$first[516:513] == cache_pipeline$first[580:577] ;
assign cache_pipeline_first__533_BITS_519_TO_518_545__ETC___d2549 =
cache_pipeline$first[519:518] <=
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2548 ;
assign cache_pipeline_first__533_BITS_519_TO_518_545__ETC___d2564 =
cache_pipeline$first[519:518] <=
cache_cRqMshr$pipelineResp_getRq[75:74] ;
assign cache_pipeline_first__533_BITS_521_TO_520_551__ETC___d2552 =
cache_pipeline$first[521:520] <=
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2548 ;
assign cache_pipeline_first__533_BITS_521_TO_520_551__ETC___d2566 =
cache_pipeline$first[521:520] <=
cache_cRqMshr$pipelineResp_getRq[75:74] ;
assign cache_pipeline_first__533_BITS_571_TO_524_585__ETC___d2587 =
cache_pipeline$first[571:524] ==
cache_cRqMshr$pipelineResp_getRq[139:92] ;
assign cache_pipeline_first__533_BITS_571_TO_524_585__ETC___d3033 =
cache_pipeline_first__533_BITS_571_TO_524_585__ETC___d2587 &&
cache_pipeline$first[523:522] != 2'd0 &&
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2565 &&
IF_cache_cRqMshr_pipelineResp_getRq_IF_cache_p_ETC___d2567 ;
assign cache_pipeline_first__533_BIT_512_142_AND_IF_S_ETC___d3424 =
cache_pipeline$first[512] &&
IF_SEL_ARR_cache_pipeline_first__533_BITS_519__ETC___d3213 &&
IF_SEL_ARR_cache_pipeline_first__533_BITS_519__ETC___d3214 ||
!cache_pipeline$first[512] &&
IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSlot__ETC___d3201 &&
IF_SEL_ARR_cache_cRqMshr_pipelineResp_getSlot__ETC___d3204 ;
assign cache_pipeline_first__533_BIT_512_142_AND_IF_S_ETC___d3430 =
cache_pipeline$first[512] &&
IF_SEL_ARR_cache_pipeline_first__533_BITS_519__ETC___d3213 &&
IF_SEL_ARR_cache_pipeline_first__533_BITS_519__ETC___d3214 &&
cache_cRqMshr$pipelineResp_getRepSucc[4] ;
assign cache_pipeline_first__533_BIT_517_534_AND_cach_ETC___d3042 =
cache_pipeline$first[517] &&
cache_pipeline_first__533_BITS_516_TO_513_535__ETC___d2537 &&
cache_cRqMshr_pipelineResp_getRq_IF_cache_pipe_ETC___d3028 ||
NOT_cache_pipeline_first__533_BIT_517_534_031__ETC___d3041 ;
assign cache_rqFromCQ_enqReq_dummy2_2_read__4_AND_IF__ETC___d80 =
cache_rqFromCQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rqFromCQ_enqReq_lat_1_whas_THEN_cache_ETC___d13 ||
(!cache_rqFromCQ_deqReq_dummy2_2$Q_OUT ||
!WILL_FIRE_RL_cache_cRqTransfer_new_child &&
!cache_rqFromCQ_deqReq_rl) &&
cache_rqFromCQ_full ;
assign cache_rqFromDmaQ_enqReq_dummy2_2_read__15_AND__ETC___d541 =
cache_rqFromDmaQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rqFromDmaQ_enqReq_lat_1_whas__27_THEN_ETC___d436 ||
(!cache_rqFromDmaQ_deqReq_dummy2_2$Q_OUT ||
!WILL_FIRE_RL_cache_cRqTransfer_new_dma &&
!cache_rqFromDmaQ_deqReq_rl) &&
cache_rqFromDmaQ_full ;
assign cache_rsFromCQ_enqReq_dummy2_2_read__89_AND_IF_ETC___d215 =
cache_rsFromCQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rsFromCQ_enqReq_lat_1_whas__01_THEN_c_ETC___d110 ||
(!cache_rsFromCQ_deqReq_dummy2_2$Q_OUT ||
!WILL_FIRE_RL_cache_cRsTransfer && !cache_rsFromCQ_deqReq_rl) &&
cache_rsFromCQ_full ;
assign cache_rsFromMQ_enqReq_dummy2_2_read__89_AND_IF_ETC___d1015 =
cache_rsFromMQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rsFromMQ_enqReq_lat_1_whas__39_THEN_c_ETC___d948 ||
(!cache_rsFromMQ_deqReq_dummy2_2$Q_OUT ||
!cache_rsFromMQ_deqReq_lat_0$whas &&
!cache_rsFromMQ_deqReq_rl) &&
cache_rsFromMQ_full ;
assign cache_rsLdToDmaQ_enqReq_dummy2_2_read__43_AND__ETC___d669 =
cache_rsLdToDmaQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rsLdToDmaQ_enqReq_lat_1_whas__70_THEN_ETC___d579 ||
(!cache_rsLdToDmaQ_deqReq_dummy2_2$Q_OUT ||
!EN_dma_respLd_deq && !cache_rsLdToDmaQ_deqReq_rl) &&
cache_rsLdToDmaQ_full ;
assign cache_rsStToDmaQ_enqReq_dummy2_2_read__61_AND__ETC___d787 =
cache_rsStToDmaQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rsStToDmaQ_enqReq_lat_1_whas__95_THEN_ETC___d704 ||
(!cache_rsStToDmaQ_deqReq_dummy2_2$Q_OUT ||
!EN_dma_respSt_deq && !cache_rsStToDmaQ_deqReq_rl) &&
cache_rsStToDmaQ_full ;
assign cache_rsToCIndexQ_enqReq_dummy2_2_read__205_AN_ETC___d1236 =
cache_rsToCIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rsToCIndexQ_enqReq_lat_1_whas__159_TH_ETC___d1168 ||
(!cache_rsToCIndexQ_deqReq_dummy2_2$Q_OUT ||
!WILL_FIRE_RL_cache_sendRsToC &&
!cache_rsToCIndexQ_deqReq_rl) &&
cache_rsToCIndexQ_full ;
assign cache_toCQ_enqReq_dummy2_2_read__64_AND_IF_cac_ETC___d390 =
cache_toCQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_toCQ_enqReq_lat_1_whas__44_THEN_cache_ETC___d253 ||
(!cache_toCQ_deqReq_dummy2_2$Q_OUT ||
!EN_to_child_toC_deq && !cache_toCQ_deqReq_rl) &&
cache_toCQ_full ;
assign cache_toMQ_enqReq_dummy2_2_read__86_AND_IF_cac_ETC___d912 =
cache_toMQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_toMQ_enqReq_lat_1_whas__12_THEN_cache_ETC___d821 ||
(!cache_toMQ_deqReq_dummy2_2$Q_OUT ||
!EN_to_mem_toM_deq && !cache_toMQ_deqReq_rl) &&
cache_toMQ_full ;
assign child__h280155 = cache_cRqMshr$sendRqToC_getSlot[3:2] != 2'd1 ;
assign next_deqP___1__h109335 = cache_rqFromDmaQ_deqP + 1'd1 ;
assign next_deqP___1__h124656 = cache_rsLdToDmaQ_deqP + 1'd1 ;
assign next_deqP___1__h132595 = cache_rsStToDmaQ_deqP + 1'd1 ;
assign next_deqP___1__h193819 = cache_toMQ_deqP + 1'd1 ;
assign next_deqP___1__h208920 = cache_rsFromMQ_deqP + 1'd1 ;
assign next_deqP___1__h21204 = cache_rsFromCQ_deqP + 1'd1 ;
assign next_deqP___1__h218270 =
(cache_cRqRetryIndexQ_deqP == 4'd15) ?
4'd0 :
cache_cRqRetryIndexQ_deqP + 4'd1 ;
assign next_deqP___1__h228289 =
(cache_rsToCIndexQ_deqP == 4'd15) ?
4'd0 :
cache_rsToCIndexQ_deqP + 4'd1 ;
assign next_deqP___1__h35849 = cache_toCQ_deqP + 1'd1 ;
assign next_deqP___1__h7090 = cache_rqFromCQ_deqP + 1'd1 ;
assign perfReqQ_enqReq_dummy2_2_read__499_AND_IF_perf_ETC___d3511 =
perfReqQ_enqReq_dummy2_2$Q_OUT &&
IF_perfReqQ_enqReq_lat_1_whas__449_THEN_perfRe_ETC___d3458 ||
(!perfReqQ_deqReq_dummy2_2$Q_OUT ||
!EN_perf_resp && !perfReqQ_deqReq_rl) &&
perfReqQ_full ;
assign rqAddr__h280816 =
(cache_cRqMshr$sendRqToC_getState == 3'd3) ?
cache_cRqMshr$sendRqToC_getRq[139:76] :
{ cache_cRqMshr$sendRqToC_getSlot[56:9],
cache_cRqMshr$sendRqToC_getRq[91:76] } ;
assign v__h119303 =
(cache_rsLdToDmaQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rsLdToDmaQ_enqReq_lat_1_whas__70_THEN_ETC___d579) ?
v__h119586 :
cache_rsLdToDmaQ_enqP ;
assign v__h119586 = cache_rsLdToDmaQ_enqP + 1'd1 ;
assign v__h131518 =
(cache_rsStToDmaQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rsStToDmaQ_enqReq_lat_1_whas__95_THEN_ETC___d704) ?
v__h131801 :
cache_rsStToDmaQ_enqP ;
assign v__h131801 = cache_rsStToDmaQ_enqP + 1'd1 ;
assign v__h158088 =
(cache_toMQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_toMQ_enqReq_lat_1_whas__12_THEN_cache_ETC___d821) ?
v__h158371 :
cache_toMQ_enqP ;
assign v__h158371 = cache_toMQ_enqP + 1'd1 ;
assign v__h16145 =
(cache_rsFromCQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rsFromCQ_enqReq_lat_1_whas__01_THEN_c_ETC___d110) ?
v__h16428 :
cache_rsFromCQ_enqP ;
assign v__h16428 = cache_rsFromCQ_enqP + 1'd1 ;
assign v__h203695 =
(cache_rsFromMQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rsFromMQ_enqReq_lat_1_whas__39_THEN_c_ETC___d948) ?
v__h203978 :
cache_rsFromMQ_enqP ;
assign v__h203978 = cache_rsFromMQ_enqP + 1'd1 ;
assign v__h216535 =
(cache_cRqRetryIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_cRqRetryIndexQ_enqReq_lat_1_whas__035_ETC___d1044) ?
v__h216818 :
cache_cRqRetryIndexQ_enqP ;
assign v__h216818 =
(cache_cRqRetryIndexQ_enqP == 4'd15) ?
4'd0 :
cache_cRqRetryIndexQ_enqP + 4'd1 ;
assign v__h225834 =
(cache_rsToCIndexQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rsToCIndexQ_enqReq_lat_1_whas__159_TH_ETC___d1168) ?
v__h226117 :
cache_rsToCIndexQ_enqP ;
assign v__h226117 =
(cache_rsToCIndexQ_enqP == 4'd15) ?
4'd0 :
cache_rsToCIndexQ_enqP + 4'd1 ;
assign v__h30456 =
(cache_toCQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_toCQ_enqReq_lat_1_whas__44_THEN_cache_ETC___d253) ?
v__h30739 :
cache_toCQ_enqP ;
assign v__h30739 = cache_toCQ_enqP + 1'd1 ;
assign v__h6009 =
(cache_rqFromCQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rqFromCQ_enqReq_lat_1_whas_THEN_cache_ETC___d13) ?
v__h6292 :
cache_rqFromCQ_enqP ;
assign v__h6292 = cache_rqFromCQ_enqP + 1'd1 ;
assign v__h69800 =
(cache_rqFromDmaQ_enqReq_dummy2_2$Q_OUT &&
IF_cache_rqFromDmaQ_enqReq_lat_1_whas__27_THEN_ETC___d436) ?
v__h70083 :
cache_rqFromDmaQ_enqP ;
assign v__h70083 = cache_rqFromDmaQ_enqP + 1'd1 ;
assign x__h18692 =
EN_to_child_rsFromC_enq ?
cache_rsFromCQ_enqReq_lat_0$wget[0] :
cache_rsFromCQ_enqReq_rl[0] ;
assign x__h31086 =
cache_toCQ_enqReq_lat_0$whas ?
cache_toCQ_enqReq_lat_0$wget[516] :
cache_toCQ_enqReq_rl[516] ;
assign x__h33162 =
cache_toCQ_enqReq_lat_0$whas ?
cache_toCQ_enqReq_lat_0$wget[2:0] :
cache_toCQ_enqReq_rl[2:0] ;
assign x_addr__h16588 =
EN_to_child_rsFromC_enq ?
cache_rsFromCQ_enqReq_lat_0$wget[579:516] :
cache_rsFromCQ_enqReq_rl[579:516] ;
assign x_addr__h70243 =
EN_dma_memReq_enq ?
cache_rqFromDmaQ_enqReq_lat_0$wget[644:581] :
cache_rqFromDmaQ_enqReq_rl[644:581] ;
always@(cache_cRqMshr$stuck_get)
begin
case (cache_cRqMshr$stuck_get[7:6])
2'd0, 2'd1:
CASE_cache_cRqMshrstuck_get_BITS_7_TO_6_0_cac_ETC__q1 =
cache_cRqMshr$stuck_get[7:6];
default: CASE_cache_cRqMshrstuck_get_BITS_7_TO_6_0_cac_ETC__q1 = 2'd2;
endcase
end
always@(cache_cRqMshr$stuck_get)
begin
case (cache_cRqMshr$stuck_get[3:2])
2'd0, 2'd1:
CASE_cache_cRqMshrstuck_get_BITS_3_TO_2_0_cac_ETC__q2 =
cache_cRqMshr$stuck_get[3:2];
default: CASE_cache_cRqMshrstuck_get_BITS_3_TO_2_0_cac_ETC__q2 = 2'd2;
endcase
end
always@(cache_rsStToDmaQ_deqP or
cache_rsStToDmaQ_data_0 or cache_rsStToDmaQ_data_1)
begin
case (cache_rsStToDmaQ_deqP)
1'd0:
CASE_cache_rsStToDmaQ_deqP_0_NOT_cache_rsStToD_ETC__q3 =
!cache_rsStToDmaQ_data_0[4];
1'd1:
CASE_cache_rsStToDmaQ_deqP_0_NOT_cache_rsStToD_ETC__q3 =
!cache_rsStToDmaQ_data_1[4];
endcase
end
always@(cache_rsStToDmaQ_deqP or
cache_rsStToDmaQ_data_0 or cache_rsStToDmaQ_data_1)
begin
case (cache_rsStToDmaQ_deqP)
1'd0:
CASE_cache_rsStToDmaQ_deqP_0_cache_rsStToDmaQ__ETC__q4 =
cache_rsStToDmaQ_data_0[3];
1'd1:
CASE_cache_rsStToDmaQ_deqP_0_cache_rsStToDmaQ__ETC__q4 =
cache_rsStToDmaQ_data_1[3];
endcase
end
always@(cache_rsStToDmaQ_deqP or
cache_rsStToDmaQ_data_0 or cache_rsStToDmaQ_data_1)
begin
case (cache_rsStToDmaQ_deqP)
1'd0:
CASE_cache_rsStToDmaQ_deqP_0_cache_rsStToDmaQ__ETC__q5 =
cache_rsStToDmaQ_data_0[2:0];
1'd1:
CASE_cache_rsStToDmaQ_deqP_0_cache_rsStToDmaQ__ETC__q5 =
cache_rsStToDmaQ_data_1[2:0];
endcase
end
always@(cache_cRqRetryIndexQ_deqP or
cache_cRqRetryIndexQ_data_0 or
cache_cRqRetryIndexQ_data_1 or
cache_cRqRetryIndexQ_data_2 or
cache_cRqRetryIndexQ_data_3 or
cache_cRqRetryIndexQ_data_4 or
cache_cRqRetryIndexQ_data_5 or
cache_cRqRetryIndexQ_data_6 or
cache_cRqRetryIndexQ_data_7 or
cache_cRqRetryIndexQ_data_8 or
cache_cRqRetryIndexQ_data_9 or
cache_cRqRetryIndexQ_data_10 or
cache_cRqRetryIndexQ_data_11 or
cache_cRqRetryIndexQ_data_12 or
cache_cRqRetryIndexQ_data_13 or
cache_cRqRetryIndexQ_data_14 or cache_cRqRetryIndexQ_data_15)
begin
case (cache_cRqRetryIndexQ_deqP)
4'd0: x__h230768 = cache_cRqRetryIndexQ_data_0;
4'd1: x__h230768 = cache_cRqRetryIndexQ_data_1;
4'd2: x__h230768 = cache_cRqRetryIndexQ_data_2;
4'd3: x__h230768 = cache_cRqRetryIndexQ_data_3;
4'd4: x__h230768 = cache_cRqRetryIndexQ_data_4;
4'd5: x__h230768 = cache_cRqRetryIndexQ_data_5;
4'd6: x__h230768 = cache_cRqRetryIndexQ_data_6;
4'd7: x__h230768 = cache_cRqRetryIndexQ_data_7;
4'd8: x__h230768 = cache_cRqRetryIndexQ_data_8;
4'd9: x__h230768 = cache_cRqRetryIndexQ_data_9;
4'd10: x__h230768 = cache_cRqRetryIndexQ_data_10;
4'd11: x__h230768 = cache_cRqRetryIndexQ_data_11;
4'd12: x__h230768 = cache_cRqRetryIndexQ_data_12;
4'd13: x__h230768 = cache_cRqRetryIndexQ_data_13;
4'd14: x__h230768 = cache_cRqRetryIndexQ_data_14;
4'd15: x__h230768 = cache_cRqRetryIndexQ_data_15;
endcase
end
always@(cache_rqFromCQ_deqP or
cache_rqFromCQ_data_0 or cache_rqFromCQ_data_1)
begin
case (cache_rqFromCQ_deqP)
1'd0: x__h237718 = cache_rqFromCQ_data_0[3:1];
1'd1: x__h237718 = cache_rqFromCQ_data_1[3:1];
endcase
end
always@(cache_rqFromCQ_deqP or
cache_rqFromCQ_data_0 or cache_rqFromCQ_data_1)
begin
case (cache_rqFromCQ_deqP)
1'd0: x__h231129 = cache_rqFromCQ_data_0[0];
1'd1: x__h231129 = cache_rqFromCQ_data_1[0];
endcase
end
always@(cache_rqFromCQ_deqP or
cache_rqFromCQ_data_0 or cache_rqFromCQ_data_1)
begin
case (cache_rqFromCQ_deqP)
1'd0: addr__h237776 = cache_rqFromCQ_data_0[72:9];
1'd1: addr__h237776 = cache_rqFromCQ_data_1[72:9];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0: addr__h253620 = cache_rqFromDmaQ_data_0[644:581];
1'd1: addr__h253620 = cache_rqFromDmaQ_data_1[644:581];
endcase
end
always@(cache_toCQ_deqP or cache_toCQ_data_0 or cache_toCQ_data_1)
begin
case (cache_toCQ_deqP)
1'd0: x__h384480 = cache_toCQ_data_0[0];
1'd1: x__h384480 = cache_toCQ_data_1[0];
endcase
end
always@(cache_toCQ_deqP or cache_toCQ_data_0 or cache_toCQ_data_1)
begin
case (cache_toCQ_deqP)
1'd0: x__h384525 = cache_toCQ_data_0[516];
1'd1: x__h384525 = cache_toCQ_data_1[516];
endcase
end
always@(cache_toCQ_deqP or cache_toCQ_data_0 or cache_toCQ_data_1)
begin
case (cache_toCQ_deqP)
1'd0: x__h386046 = cache_toCQ_data_0[2:0];
1'd1: x__h386046 = cache_toCQ_data_1[2:0];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0: x__h397123 = cache_toMQ_data_0[3:0];
1'd1: x__h397123 = cache_toMQ_data_1[3:0];
endcase
end
always@(cache_rsFromCQ_deqP or
cache_rsFromCQ_data_0 or cache_rsFromCQ_data_1)
begin
case (cache_rsFromCQ_deqP)
1'd0: x__h255367 = cache_rsFromCQ_data_0[0];
1'd1: x__h255367 = cache_rsFromCQ_data_1[0];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q6 =
!cache_rqFromDmaQ_data_0[578];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q6 =
!cache_rqFromDmaQ_data_1[578];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q7 =
!cache_rqFromDmaQ_data_0[579];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q7 =
!cache_rqFromDmaQ_data_1[579];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q8 =
!cache_rqFromDmaQ_data_0[580];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q8 =
!cache_rqFromDmaQ_data_1[580];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q9 =
!cache_rqFromDmaQ_data_0[576];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q9 =
!cache_rqFromDmaQ_data_1[576];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q10 =
!cache_rqFromDmaQ_data_0[577];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q10 =
!cache_rqFromDmaQ_data_1[577];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q11 =
!cache_rqFromDmaQ_data_0[574];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q11 =
!cache_rqFromDmaQ_data_1[574];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q12 =
!cache_rqFromDmaQ_data_0[575];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q12 =
!cache_rqFromDmaQ_data_1[575];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q13 =
!cache_rqFromDmaQ_data_0[572];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q13 =
!cache_rqFromDmaQ_data_1[572];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q14 =
!cache_rqFromDmaQ_data_0[573];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q14 =
!cache_rqFromDmaQ_data_1[573];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q15 =
!cache_rqFromDmaQ_data_0[570];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q15 =
!cache_rqFromDmaQ_data_1[570];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q16 =
!cache_rqFromDmaQ_data_0[571];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q16 =
!cache_rqFromDmaQ_data_1[571];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q17 =
!cache_rqFromDmaQ_data_0[568];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q17 =
!cache_rqFromDmaQ_data_1[568];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q18 =
!cache_rqFromDmaQ_data_0[569];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q18 =
!cache_rqFromDmaQ_data_1[569];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q19 =
!cache_rqFromDmaQ_data_0[566];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q19 =
!cache_rqFromDmaQ_data_1[566];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q20 =
!cache_rqFromDmaQ_data_0[567];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q20 =
!cache_rqFromDmaQ_data_1[567];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q21 =
!cache_rqFromDmaQ_data_0[564];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q21 =
!cache_rqFromDmaQ_data_1[564];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q22 =
!cache_rqFromDmaQ_data_0[565];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q22 =
!cache_rqFromDmaQ_data_1[565];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q23 =
!cache_rqFromDmaQ_data_0[562];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q23 =
!cache_rqFromDmaQ_data_1[562];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q24 =
!cache_rqFromDmaQ_data_0[563];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q24 =
!cache_rqFromDmaQ_data_1[563];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q25 =
!cache_rqFromDmaQ_data_0[560];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q25 =
!cache_rqFromDmaQ_data_1[560];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q26 =
!cache_rqFromDmaQ_data_0[561];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q26 =
!cache_rqFromDmaQ_data_1[561];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q27 =
!cache_rqFromDmaQ_data_0[558];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q27 =
!cache_rqFromDmaQ_data_1[558];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q28 =
!cache_rqFromDmaQ_data_0[559];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q28 =
!cache_rqFromDmaQ_data_1[559];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q29 =
!cache_rqFromDmaQ_data_0[556];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q29 =
!cache_rqFromDmaQ_data_1[556];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q30 =
!cache_rqFromDmaQ_data_0[557];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q30 =
!cache_rqFromDmaQ_data_1[557];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q31 =
!cache_rqFromDmaQ_data_0[554];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q31 =
!cache_rqFromDmaQ_data_1[554];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q32 =
!cache_rqFromDmaQ_data_0[555];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q32 =
!cache_rqFromDmaQ_data_1[555];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q33 =
!cache_rqFromDmaQ_data_0[552];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q33 =
!cache_rqFromDmaQ_data_1[552];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q34 =
!cache_rqFromDmaQ_data_0[553];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q34 =
!cache_rqFromDmaQ_data_1[553];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q35 =
!cache_rqFromDmaQ_data_0[550];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q35 =
!cache_rqFromDmaQ_data_1[550];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q36 =
!cache_rqFromDmaQ_data_0[551];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q36 =
!cache_rqFromDmaQ_data_1[551];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q37 =
!cache_rqFromDmaQ_data_0[548];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q37 =
!cache_rqFromDmaQ_data_1[548];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q38 =
!cache_rqFromDmaQ_data_0[549];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q38 =
!cache_rqFromDmaQ_data_1[549];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q39 =
!cache_rqFromDmaQ_data_0[546];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q39 =
!cache_rqFromDmaQ_data_1[546];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q40 =
!cache_rqFromDmaQ_data_0[547];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q40 =
!cache_rqFromDmaQ_data_1[547];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q41 =
!cache_rqFromDmaQ_data_0[544];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q41 =
!cache_rqFromDmaQ_data_1[544];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q42 =
!cache_rqFromDmaQ_data_0[545];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q42 =
!cache_rqFromDmaQ_data_1[545];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q43 =
!cache_rqFromDmaQ_data_0[542];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q43 =
!cache_rqFromDmaQ_data_1[542];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q44 =
!cache_rqFromDmaQ_data_0[543];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q44 =
!cache_rqFromDmaQ_data_1[543];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q45 =
!cache_rqFromDmaQ_data_0[540];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q45 =
!cache_rqFromDmaQ_data_1[540];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q46 =
!cache_rqFromDmaQ_data_0[541];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q46 =
!cache_rqFromDmaQ_data_1[541];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q47 =
!cache_rqFromDmaQ_data_0[538];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q47 =
!cache_rqFromDmaQ_data_1[538];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q48 =
!cache_rqFromDmaQ_data_0[539];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q48 =
!cache_rqFromDmaQ_data_1[539];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q49 =
!cache_rqFromDmaQ_data_0[536];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q49 =
!cache_rqFromDmaQ_data_1[536];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q50 =
!cache_rqFromDmaQ_data_0[537];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q50 =
!cache_rqFromDmaQ_data_1[537];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q51 =
!cache_rqFromDmaQ_data_0[534];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q51 =
!cache_rqFromDmaQ_data_1[534];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q52 =
!cache_rqFromDmaQ_data_0[535];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q52 =
!cache_rqFromDmaQ_data_1[535];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q53 =
!cache_rqFromDmaQ_data_0[532];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q53 =
!cache_rqFromDmaQ_data_1[532];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q54 =
!cache_rqFromDmaQ_data_0[533];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q54 =
!cache_rqFromDmaQ_data_1[533];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q55 =
!cache_rqFromDmaQ_data_0[530];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q55 =
!cache_rqFromDmaQ_data_1[530];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q56 =
!cache_rqFromDmaQ_data_0[531];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q56 =
!cache_rqFromDmaQ_data_1[531];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q57 =
!cache_rqFromDmaQ_data_0[528];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q57 =
!cache_rqFromDmaQ_data_1[528];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q58 =
!cache_rqFromDmaQ_data_0[529];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q58 =
!cache_rqFromDmaQ_data_1[529];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q59 =
!cache_rqFromDmaQ_data_0[526];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q59 =
!cache_rqFromDmaQ_data_1[526];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q60 =
!cache_rqFromDmaQ_data_0[527];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q60 =
!cache_rqFromDmaQ_data_1[527];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q61 =
!cache_rqFromDmaQ_data_0[524];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q61 =
!cache_rqFromDmaQ_data_1[524];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q62 =
!cache_rqFromDmaQ_data_0[525];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q62 =
!cache_rqFromDmaQ_data_1[525];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q63 =
!cache_rqFromDmaQ_data_0[522];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q63 =
!cache_rqFromDmaQ_data_1[522];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q64 =
!cache_rqFromDmaQ_data_0[523];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q64 =
!cache_rqFromDmaQ_data_1[523];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q65 =
!cache_rqFromDmaQ_data_0[520];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q65 =
!cache_rqFromDmaQ_data_1[520];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q66 =
!cache_rqFromDmaQ_data_0[521];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q66 =
!cache_rqFromDmaQ_data_1[521];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q67 =
!cache_rqFromDmaQ_data_0[518];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q67 =
!cache_rqFromDmaQ_data_1[518];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q68 =
!cache_rqFromDmaQ_data_0[519];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q68 =
!cache_rqFromDmaQ_data_1[519];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q69 =
!cache_rqFromDmaQ_data_0[517];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q69 =
!cache_rqFromDmaQ_data_1[517];
endcase
end
always@(cache_rsFromCQ_deqP or
cache_rsFromCQ_data_0 or cache_rsFromCQ_data_1)
begin
case (cache_rsFromCQ_deqP)
1'd0:
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q70 =
cache_rsFromCQ_data_0[512:449];
1'd1:
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q70 =
cache_rsFromCQ_data_1[512:449];
endcase
end
always@(cache_rsFromCQ_deqP or
cache_rsFromCQ_data_0 or cache_rsFromCQ_data_1)
begin
case (cache_rsFromCQ_deqP)
1'd0:
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q71 =
cache_rsFromCQ_data_0[448:385];
1'd1:
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q71 =
cache_rsFromCQ_data_1[448:385];
endcase
end
always@(cache_rsFromCQ_deqP or
cache_rsFromCQ_data_0 or cache_rsFromCQ_data_1)
begin
case (cache_rsFromCQ_deqP)
1'd0:
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q72 =
cache_rsFromCQ_data_0[384:321];
1'd1:
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q72 =
cache_rsFromCQ_data_1[384:321];
endcase
end
always@(cache_rsFromCQ_deqP or
cache_rsFromCQ_data_0 or cache_rsFromCQ_data_1)
begin
case (cache_rsFromCQ_deqP)
1'd0:
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q73 =
cache_rsFromCQ_data_0[320:257];
1'd1:
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q73 =
cache_rsFromCQ_data_1[320:257];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q74 =
cache_rqFromDmaQ_data_0[516:453];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q74 =
cache_rqFromDmaQ_data_1[516:453];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q75 =
cache_rqFromDmaQ_data_0[452:389];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q75 =
cache_rqFromDmaQ_data_1[452:389];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q76 =
cache_rqFromDmaQ_data_0[388:325];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q76 =
cache_rqFromDmaQ_data_1[388:325];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q77 =
cache_rqFromDmaQ_data_0[324:261];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q77 =
cache_rqFromDmaQ_data_1[324:261];
endcase
end
always@(cache_rsFromCQ_deqP or
cache_rsFromCQ_data_0 or cache_rsFromCQ_data_1)
begin
case (cache_rsFromCQ_deqP)
1'd0:
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q78 =
cache_rsFromCQ_data_0[256:193];
1'd1:
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q78 =
cache_rsFromCQ_data_1[256:193];
endcase
end
always@(cache_rsFromCQ_deqP or
cache_rsFromCQ_data_0 or cache_rsFromCQ_data_1)
begin
case (cache_rsFromCQ_deqP)
1'd0:
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q79 =
cache_rsFromCQ_data_0[192:129];
1'd1:
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q79 =
cache_rsFromCQ_data_1[192:129];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q80 =
cache_rqFromDmaQ_data_0[260:197];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q80 =
cache_rqFromDmaQ_data_1[260:197];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q81 =
cache_rqFromDmaQ_data_0[196:133];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q81 =
cache_rqFromDmaQ_data_1[196:133];
endcase
end
always@(cache_rsFromMQ_deqP or
cache_rsFromMQ_data_0 or cache_rsFromMQ_data_1)
begin
case (cache_rsFromMQ_deqP)
1'd0:
CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q82 =
cache_rsFromMQ_data_0[516:453];
1'd1:
CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q82 =
cache_rsFromMQ_data_1[516:453];
endcase
end
always@(cache_rsFromMQ_deqP or
cache_rsFromMQ_data_0 or cache_rsFromMQ_data_1)
begin
case (cache_rsFromMQ_deqP)
1'd0:
CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q83 =
cache_rsFromMQ_data_0[452:389];
1'd1:
CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q83 =
cache_rsFromMQ_data_1[452:389];
endcase
end
always@(cache_rsFromMQ_deqP or
cache_rsFromMQ_data_0 or cache_rsFromMQ_data_1)
begin
case (cache_rsFromMQ_deqP)
1'd0:
CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q84 =
cache_rsFromMQ_data_0[388:325];
1'd1:
CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q84 =
cache_rsFromMQ_data_1[388:325];
endcase
end
always@(cache_rsFromMQ_deqP or
cache_rsFromMQ_data_0 or cache_rsFromMQ_data_1)
begin
case (cache_rsFromMQ_deqP)
1'd0:
CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q85 =
cache_rsFromMQ_data_0[324:261];
1'd1:
CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q85 =
cache_rsFromMQ_data_1[324:261];
endcase
end
always@(cache_rsFromMQ_deqP or
cache_rsFromMQ_data_0 or cache_rsFromMQ_data_1)
begin
case (cache_rsFromMQ_deqP)
1'd0:
CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q86 =
cache_rsFromMQ_data_0[260:197];
1'd1:
CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q86 =
cache_rsFromMQ_data_1[260:197];
endcase
end
always@(cache_rsFromMQ_deqP or
cache_rsFromMQ_data_0 or cache_rsFromMQ_data_1)
begin
case (cache_rsFromMQ_deqP)
1'd0:
CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q87 =
cache_rsFromMQ_data_0[196:133];
1'd1:
CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q87 =
cache_rsFromMQ_data_1[196:133];
endcase
end
always@(cache_pipeline$unguard_first or
cache_cRqMshr$sendRqToC_searchNeedRqChild)
begin
case (cache_pipeline$unguard_first[582:581])
2'd0:
CASE_cache_pipelineunguard_first_BITS_582_TO__ETC__q88 =
cache_pipeline$unguard_first[580:577] !=
cache_cRqMshr$sendRqToC_searchNeedRqChild[3:0];
2'd1:
CASE_cache_pipelineunguard_first_BITS_582_TO__ETC__q88 =
!cache_pipeline$unguard_first[517] ||
cache_pipeline$unguard_first[516:513] !=
cache_cRqMshr$sendRqToC_searchNeedRqChild[3:0];
default: CASE_cache_pipelineunguard_first_BITS_582_TO__ETC__q88 =
!cache_pipeline$unguard_first[517] ||
cache_pipeline$unguard_first[516:513] !=
cache_cRqMshr$sendRqToC_searchNeedRqChild[3:0];
endcase
end
always@(child__h280155 or cache_cRqMshr$sendRqToC_getSlot)
begin
case (child__h280155)
1'd0:
IF_SEL_ARR_cache_cRqMshr_sendRqToC_getSlot_IF__ETC___d2505 =
cache_cRqMshr$sendRqToC_getSlot[1:0];
1'd1:
IF_SEL_ARR_cache_cRqMshr_sendRqToC_getSlot_IF__ETC___d2505 =
cache_cRqMshr$sendRqToC_getSlot[5:4];
endcase
end
always@(cache_rsFromMQ_deqP or
cache_rsFromMQ_data_0 or cache_rsFromMQ_data_1)
begin
case (cache_rsFromMQ_deqP)
1'd0:
CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q91 =
cache_rsFromMQ_data_0[132:69];
1'd1:
CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q91 =
cache_rsFromMQ_data_1[132:69];
endcase
end
always@(cache_rsFromMQ_deqP or
cache_rsFromMQ_data_0 or cache_rsFromMQ_data_1)
begin
case (cache_rsFromMQ_deqP)
1'd0:
CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q92 =
cache_rsFromMQ_data_0[68:5];
1'd1:
CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q92 =
cache_rsFromMQ_data_1[68:5];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q93 =
cache_rqFromDmaQ_data_0[580];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q93 =
cache_rqFromDmaQ_data_1[580];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q94 =
cache_rqFromDmaQ_data_0[579];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q94 =
cache_rqFromDmaQ_data_1[579];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q95 =
cache_rqFromDmaQ_data_0[578];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q95 =
cache_rqFromDmaQ_data_1[578];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q96 =
cache_rqFromDmaQ_data_0[577];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q96 =
cache_rqFromDmaQ_data_1[577];
endcase
end
always@(cache_pipeline$first)
begin
case (cache_pipeline$first[577])
1'd0:
SEL_ARR_cache_pipeline_first__533_BITS_519_TO__ETC___d3144 =
cache_pipeline$first[519:518];
1'd1:
SEL_ARR_cache_pipeline_first__533_BITS_519_TO__ETC___d3144 =
cache_pipeline$first[521:520];
endcase
end
always@(cache_pipeline$first or cache_cRqMshr$pipelineResp_getSlot)
begin
case (cache_pipeline$first[577])
1'd0:
CASE_cache_pipelinefirst_BIT_577_0_cache_cRqM_ETC__q97 =
cache_cRqMshr$pipelineResp_getSlot[1:0];
1'd1:
CASE_cache_pipelinefirst_BIT_577_0_cache_cRqM_ETC__q97 =
cache_cRqMshr$pipelineResp_getSlot[5:4];
endcase
end
always@(cache_pipeline$first or cache_cRqMshr$pipelineResp_getSlot)
begin
case (cache_pipeline$first[577])
1'd0:
CASE_cache_pipelinefirst_BIT_577_0_cache_cRqM_ETC__q98 =
cache_cRqMshr$pipelineResp_getSlot[3:2] == 2'd1;
1'd1:
CASE_cache_pipelinefirst_BIT_577_0_cache_cRqM_ETC__q98 =
cache_cRqMshr$pipelineResp_getSlot[7:6] == 2'd1;
endcase
end
always@(cache_pipeline$first or cache_cRqMshr$pipelineResp_getSlot)
begin
case (cache_pipeline$first[577])
1'd0:
CASE_cache_pipelinefirst_BIT_577_0_NOT_cache__ETC__q99 =
cache_cRqMshr$pipelineResp_getSlot[3:2] != 2'd0 &&
cache_cRqMshr$pipelineResp_getSlot[3:2] != 2'd1;
1'd1:
CASE_cache_pipelinefirst_BIT_577_0_NOT_cache__ETC__q99 =
cache_cRqMshr$pipelineResp_getSlot[7:6] != 2'd0 &&
cache_cRqMshr$pipelineResp_getSlot[7:6] != 2'd1;
endcase
end
always@(cache_toCQ_deqP or cache_toCQ_data_0 or cache_toCQ_data_1)
begin
case (cache_toCQ_deqP)
1'd0:
SEL_ARR_NOT_cache_toCQ_data_0_534_BIT_583_535__ETC___d3541 =
!cache_toCQ_data_0[583];
1'd1:
SEL_ARR_NOT_cache_toCQ_data_0_534_BIT_583_535__ETC___d3541 =
!cache_toCQ_data_1[583];
endcase
end
always@(cache_toCQ_deqP or cache_toCQ_data_0 or cache_toCQ_data_1)
begin
case (cache_toCQ_deqP)
1'd0:
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q100 =
cache_toCQ_data_0[514:451];
1'd1:
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q100 =
cache_toCQ_data_1[514:451];
endcase
end
always@(cache_toCQ_deqP or cache_toCQ_data_0 or cache_toCQ_data_1)
begin
case (cache_toCQ_deqP)
1'd0:
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q101 =
cache_toCQ_data_0[450:387];
1'd1:
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q101 =
cache_toCQ_data_1[450:387];
endcase
end
always@(cache_toCQ_deqP or cache_toCQ_data_0 or cache_toCQ_data_1)
begin
case (cache_toCQ_deqP)
1'd0:
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q102 =
cache_toCQ_data_0[386:323];
1'd1:
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q102 =
cache_toCQ_data_1[386:323];
endcase
end
always@(cache_toCQ_deqP or cache_toCQ_data_0 or cache_toCQ_data_1)
begin
case (cache_toCQ_deqP)
1'd0:
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q103 =
cache_toCQ_data_0[322:259];
1'd1:
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q103 =
cache_toCQ_data_1[322:259];
endcase
end
always@(cache_toCQ_deqP or cache_toCQ_data_0 or cache_toCQ_data_1)
begin
case (cache_toCQ_deqP)
1'd0:
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q104 =
cache_toCQ_data_0[258:195];
1'd1:
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q104 =
cache_toCQ_data_1[258:195];
endcase
end
always@(cache_toCQ_deqP or cache_toCQ_data_0 or cache_toCQ_data_1)
begin
case (cache_toCQ_deqP)
1'd0:
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q105 =
cache_toCQ_data_0[194:131];
1'd1:
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q105 =
cache_toCQ_data_1[194:131];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
SEL_ARR_NOT_cache_toMQ_data_0_699_BIT_640_700__ETC___d3706 =
!cache_toMQ_data_0[640];
1'd1:
SEL_ARR_NOT_cache_toMQ_data_0_699_BIT_640_700__ETC___d3706 =
!cache_toMQ_data_1[640];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q106 =
cache_toMQ_data_0[575];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q106 =
cache_toMQ_data_1[575];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q107 =
cache_toMQ_data_0[574];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q107 =
cache_toMQ_data_1[574];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q108 =
cache_toMQ_data_0[573];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q108 =
cache_toMQ_data_1[573];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q109 =
cache_toMQ_data_0[572];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q109 =
cache_toMQ_data_1[572];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q110 =
cache_toMQ_data_0[571];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q110 =
cache_toMQ_data_1[571];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q111 =
cache_toMQ_data_0[570];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q111 =
cache_toMQ_data_1[570];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q112 =
cache_rqFromDmaQ_data_0[576];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q112 =
cache_rqFromDmaQ_data_1[576];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q113 =
cache_rqFromDmaQ_data_0[575];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q113 =
cache_rqFromDmaQ_data_1[575];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q114 =
cache_toMQ_data_0[569];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q114 =
cache_toMQ_data_1[569];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q115 =
cache_toMQ_data_0[568];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q115 =
cache_toMQ_data_1[568];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q116 =
cache_rqFromDmaQ_data_0[574];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q116 =
cache_rqFromDmaQ_data_1[574];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q117 =
cache_rqFromDmaQ_data_0[573];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q117 =
cache_rqFromDmaQ_data_1[573];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q118 =
cache_toMQ_data_0[567];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q118 =
cache_toMQ_data_1[567];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q119 =
cache_toMQ_data_0[566];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q119 =
cache_toMQ_data_1[566];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q120 =
cache_rqFromDmaQ_data_0[572];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q120 =
cache_rqFromDmaQ_data_1[572];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q121 =
cache_rqFromDmaQ_data_0[571];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q121 =
cache_rqFromDmaQ_data_1[571];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q122 =
cache_toMQ_data_0[565];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q122 =
cache_toMQ_data_1[565];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q123 =
cache_toMQ_data_0[564];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q123 =
cache_toMQ_data_1[564];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q124 =
cache_rqFromDmaQ_data_0[570];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q124 =
cache_rqFromDmaQ_data_1[570];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q125 =
cache_rqFromDmaQ_data_0[569];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q125 =
cache_rqFromDmaQ_data_1[569];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q126 =
cache_toMQ_data_0[563];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q126 =
cache_toMQ_data_1[563];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q127 =
cache_toMQ_data_0[562];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q127 =
cache_toMQ_data_1[562];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q128 =
cache_rqFromDmaQ_data_0[568];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q128 =
cache_rqFromDmaQ_data_1[568];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q129 =
cache_rqFromDmaQ_data_0[567];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q129 =
cache_rqFromDmaQ_data_1[567];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q130 =
cache_toMQ_data_0[561];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q130 =
cache_toMQ_data_1[561];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q131 =
cache_toMQ_data_0[560];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q131 =
cache_toMQ_data_1[560];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q132 =
cache_rqFromDmaQ_data_0[566];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q132 =
cache_rqFromDmaQ_data_1[566];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q133 =
cache_rqFromDmaQ_data_0[565];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q133 =
cache_rqFromDmaQ_data_1[565];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q134 =
cache_toMQ_data_0[559];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q134 =
cache_toMQ_data_1[559];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q135 =
cache_toMQ_data_0[558];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q135 =
cache_toMQ_data_1[558];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q136 =
cache_rqFromDmaQ_data_0[564];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q136 =
cache_rqFromDmaQ_data_1[564];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q137 =
cache_rqFromDmaQ_data_0[563];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q137 =
cache_rqFromDmaQ_data_1[563];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q138 =
cache_toMQ_data_0[557];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q138 =
cache_toMQ_data_1[557];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q139 =
cache_toMQ_data_0[556];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q139 =
cache_toMQ_data_1[556];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q140 =
cache_rqFromDmaQ_data_0[562];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q140 =
cache_rqFromDmaQ_data_1[562];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q141 =
cache_rqFromDmaQ_data_0[561];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q141 =
cache_rqFromDmaQ_data_1[561];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q142 =
cache_toMQ_data_0[555];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q142 =
cache_toMQ_data_1[555];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q143 =
cache_toMQ_data_0[554];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q143 =
cache_toMQ_data_1[554];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q144 =
cache_rqFromDmaQ_data_0[560];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q144 =
cache_rqFromDmaQ_data_1[560];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q145 =
cache_rqFromDmaQ_data_0[559];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q145 =
cache_rqFromDmaQ_data_1[559];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q146 =
cache_toMQ_data_0[553];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q146 =
cache_toMQ_data_1[553];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q147 =
cache_toMQ_data_0[552];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q147 =
cache_toMQ_data_1[552];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q148 =
cache_rqFromDmaQ_data_0[558];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q148 =
cache_rqFromDmaQ_data_1[558];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q149 =
cache_rqFromDmaQ_data_0[557];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q149 =
cache_rqFromDmaQ_data_1[557];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q150 =
cache_toMQ_data_0[551];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q150 =
cache_toMQ_data_1[551];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q151 =
cache_toMQ_data_0[550];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q151 =
cache_toMQ_data_1[550];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q152 =
cache_rqFromDmaQ_data_0[556];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q152 =
cache_rqFromDmaQ_data_1[556];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q153 =
cache_rqFromDmaQ_data_0[555];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q153 =
cache_rqFromDmaQ_data_1[555];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q154 =
cache_toMQ_data_0[549];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q154 =
cache_toMQ_data_1[549];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q155 =
cache_toMQ_data_0[548];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q155 =
cache_toMQ_data_1[548];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q156 =
cache_rqFromDmaQ_data_0[554];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q156 =
cache_rqFromDmaQ_data_1[554];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q157 =
cache_rqFromDmaQ_data_0[553];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q157 =
cache_rqFromDmaQ_data_1[553];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q158 =
cache_toMQ_data_0[547];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q158 =
cache_toMQ_data_1[547];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q159 =
cache_toMQ_data_0[546];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q159 =
cache_toMQ_data_1[546];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q160 =
cache_rqFromDmaQ_data_0[552];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q160 =
cache_rqFromDmaQ_data_1[552];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q161 =
cache_rqFromDmaQ_data_0[551];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q161 =
cache_rqFromDmaQ_data_1[551];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q162 =
cache_toMQ_data_0[545];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q162 =
cache_toMQ_data_1[545];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q163 =
cache_toMQ_data_0[544];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q163 =
cache_toMQ_data_1[544];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q164 =
cache_rqFromDmaQ_data_0[550];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q164 =
cache_rqFromDmaQ_data_1[550];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q165 =
cache_rqFromDmaQ_data_0[549];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q165 =
cache_rqFromDmaQ_data_1[549];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q166 =
cache_toMQ_data_0[543];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q166 =
cache_toMQ_data_1[543];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q167 =
cache_toMQ_data_0[542];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q167 =
cache_toMQ_data_1[542];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q168 =
cache_rqFromDmaQ_data_0[548];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q168 =
cache_rqFromDmaQ_data_1[548];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q169 =
cache_rqFromDmaQ_data_0[547];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q169 =
cache_rqFromDmaQ_data_1[547];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q170 =
cache_toMQ_data_0[541];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q170 =
cache_toMQ_data_1[541];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q171 =
cache_toMQ_data_0[540];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q171 =
cache_toMQ_data_1[540];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q172 =
cache_rqFromDmaQ_data_0[546];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q172 =
cache_rqFromDmaQ_data_1[546];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q173 =
cache_rqFromDmaQ_data_0[545];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q173 =
cache_rqFromDmaQ_data_1[545];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q174 =
cache_toMQ_data_0[539];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q174 =
cache_toMQ_data_1[539];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q175 =
cache_toMQ_data_0[538];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q175 =
cache_toMQ_data_1[538];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q176 =
cache_rqFromDmaQ_data_0[544];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q176 =
cache_rqFromDmaQ_data_1[544];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q177 =
cache_rqFromDmaQ_data_0[543];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q177 =
cache_rqFromDmaQ_data_1[543];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q178 =
cache_toMQ_data_0[537];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q178 =
cache_toMQ_data_1[537];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q179 =
cache_toMQ_data_0[536];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q179 =
cache_toMQ_data_1[536];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q180 =
cache_rqFromDmaQ_data_0[542];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q180 =
cache_rqFromDmaQ_data_1[542];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q181 =
cache_rqFromDmaQ_data_0[541];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q181 =
cache_rqFromDmaQ_data_1[541];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q182 =
cache_toMQ_data_0[535];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q182 =
cache_toMQ_data_1[535];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q183 =
cache_toMQ_data_0[534];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q183 =
cache_toMQ_data_1[534];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q184 =
cache_rqFromDmaQ_data_0[540];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q184 =
cache_rqFromDmaQ_data_1[540];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q185 =
cache_rqFromDmaQ_data_0[539];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q185 =
cache_rqFromDmaQ_data_1[539];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q186 =
cache_toMQ_data_0[533];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q186 =
cache_toMQ_data_1[533];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q187 =
cache_toMQ_data_0[532];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q187 =
cache_toMQ_data_1[532];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q188 =
cache_rqFromDmaQ_data_0[538];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q188 =
cache_rqFromDmaQ_data_1[538];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q189 =
cache_rqFromDmaQ_data_0[537];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q189 =
cache_rqFromDmaQ_data_1[537];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q190 =
cache_toMQ_data_0[531];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q190 =
cache_toMQ_data_1[531];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q191 =
cache_toMQ_data_0[530];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q191 =
cache_toMQ_data_1[530];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q192 =
cache_rqFromDmaQ_data_0[536];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q192 =
cache_rqFromDmaQ_data_1[536];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q193 =
cache_rqFromDmaQ_data_0[535];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q193 =
cache_rqFromDmaQ_data_1[535];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q194 =
cache_toMQ_data_0[529];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q194 =
cache_toMQ_data_1[529];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q195 =
cache_toMQ_data_0[528];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q195 =
cache_toMQ_data_1[528];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q196 =
cache_rqFromDmaQ_data_0[534];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q196 =
cache_rqFromDmaQ_data_1[534];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q197 =
cache_rqFromDmaQ_data_0[533];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q197 =
cache_rqFromDmaQ_data_1[533];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q198 =
cache_toMQ_data_0[527];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q198 =
cache_toMQ_data_1[527];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q199 =
cache_toMQ_data_0[526];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q199 =
cache_toMQ_data_1[526];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q200 =
cache_rqFromDmaQ_data_0[532];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q200 =
cache_rqFromDmaQ_data_1[532];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q201 =
cache_rqFromDmaQ_data_0[531];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q201 =
cache_rqFromDmaQ_data_1[531];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q202 =
cache_toMQ_data_0[525];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q202 =
cache_toMQ_data_1[525];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q203 =
cache_toMQ_data_0[524];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q203 =
cache_toMQ_data_1[524];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q204 =
cache_rqFromDmaQ_data_0[530];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q204 =
cache_rqFromDmaQ_data_1[530];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q205 =
cache_rqFromDmaQ_data_0[529];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q205 =
cache_rqFromDmaQ_data_1[529];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q206 =
cache_toMQ_data_0[523];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q206 =
cache_toMQ_data_1[523];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q207 =
cache_toMQ_data_0[522];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q207 =
cache_toMQ_data_1[522];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q208 =
cache_rqFromDmaQ_data_0[528];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q208 =
cache_rqFromDmaQ_data_1[528];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q209 =
cache_rqFromDmaQ_data_0[527];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q209 =
cache_rqFromDmaQ_data_1[527];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q210 =
cache_toMQ_data_0[521];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q210 =
cache_toMQ_data_1[521];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q211 =
cache_toMQ_data_0[520];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q211 =
cache_toMQ_data_1[520];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q212 =
cache_rqFromDmaQ_data_0[526];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q212 =
cache_rqFromDmaQ_data_1[526];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q213 =
cache_rqFromDmaQ_data_0[525];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q213 =
cache_rqFromDmaQ_data_1[525];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q214 =
cache_toMQ_data_0[519];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q214 =
cache_toMQ_data_1[519];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q215 =
cache_toMQ_data_0[518];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q215 =
cache_toMQ_data_1[518];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q216 =
cache_rqFromDmaQ_data_0[524];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q216 =
cache_rqFromDmaQ_data_1[524];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q217 =
cache_rqFromDmaQ_data_0[523];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q217 =
cache_rqFromDmaQ_data_1[523];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q218 =
cache_toMQ_data_0[517];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q218 =
cache_toMQ_data_1[517];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q219 =
cache_toMQ_data_0[516];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q219 =
cache_toMQ_data_1[516];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q220 =
cache_rqFromDmaQ_data_0[522];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q220 =
cache_rqFromDmaQ_data_1[522];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q221 =
cache_rqFromDmaQ_data_0[521];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q221 =
cache_rqFromDmaQ_data_1[521];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q222 =
cache_toMQ_data_0[515];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q222 =
cache_toMQ_data_1[515];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q223 =
cache_toMQ_data_0[514];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q223 =
cache_toMQ_data_1[514];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q224 =
cache_rqFromDmaQ_data_0[520];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q224 =
cache_rqFromDmaQ_data_1[520];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q225 =
cache_rqFromDmaQ_data_0[519];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q225 =
cache_rqFromDmaQ_data_1[519];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q226 =
cache_toMQ_data_0[511:448];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q226 =
cache_toMQ_data_1[511:448];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q227 =
cache_toMQ_data_0[447:384];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q227 =
cache_toMQ_data_1[447:384];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q228 =
cache_toMQ_data_0[383:320];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q228 =
cache_toMQ_data_1[383:320];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q229 =
cache_toMQ_data_0[319:256];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q229 =
cache_toMQ_data_1[319:256];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q230 =
cache_toMQ_data_0[255:192];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q230 =
cache_toMQ_data_1[255:192];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q231 =
cache_toMQ_data_0[191:128];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q231 =
cache_toMQ_data_1[191:128];
endcase
end
always@(cache_toCQ_deqP or cache_toCQ_data_0 or cache_toCQ_data_1)
begin
case (cache_toCQ_deqP)
1'd0:
SEL_ARR_cache_toCQ_data_0_534_BITS_66_TO_3_543_ETC___d3546 =
cache_toCQ_data_0[66:3];
1'd1:
SEL_ARR_cache_toCQ_data_0_534_BITS_66_TO_3_543_ETC___d3546 =
cache_toCQ_data_1[66:3];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q232 =
cache_rqFromDmaQ_data_0[518];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q232 =
cache_rqFromDmaQ_data_1[518];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q233 =
cache_rqFromDmaQ_data_0[517];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q233 =
cache_rqFromDmaQ_data_1[517];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q234 =
!cache_rqFromDmaQ_data_0[4];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_NOT_cache_rqFromD_ETC__q234 =
!cache_rqFromDmaQ_data_1[4];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q235 =
cache_rqFromDmaQ_data_0[3];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q235 =
cache_rqFromDmaQ_data_1[3];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q236 =
cache_rqFromDmaQ_data_0[2:0];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q236 =
cache_rqFromDmaQ_data_1[2:0];
endcase
end
always@(cache_rqFromCQ_deqP or
cache_rqFromCQ_data_0 or cache_rqFromCQ_data_1)
begin
case (cache_rqFromCQ_deqP)
1'd0:
CASE_cache_rqFromCQ_deqP_0_cache_rqFromCQ_data_ETC__q237 =
cache_rqFromCQ_data_0[6:5];
1'd1:
CASE_cache_rqFromCQ_deqP_0_cache_rqFromCQ_data_ETC__q237 =
cache_rqFromCQ_data_1[6:5];
endcase
end
always@(cache_rqFromCQ_deqP or
cache_rqFromCQ_data_0 or cache_rqFromCQ_data_1)
begin
case (cache_rqFromCQ_deqP)
1'd0:
CASE_cache_rqFromCQ_deqP_0_cache_rqFromCQ_data_ETC__q238 =
cache_rqFromCQ_data_0[4];
1'd1:
CASE_cache_rqFromCQ_deqP_0_cache_rqFromCQ_data_ETC__q238 =
cache_rqFromCQ_data_1[4];
endcase
end
always@(cache_rsLdToDmaQ_deqP or
cache_rsLdToDmaQ_data_0 or cache_rsLdToDmaQ_data_1)
begin
case (cache_rsLdToDmaQ_deqP)
1'd0:
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q239 =
cache_rsLdToDmaQ_data_0[516:453];
1'd1:
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q239 =
cache_rsLdToDmaQ_data_1[516:453];
endcase
end
always@(cache_rsLdToDmaQ_deqP or
cache_rsLdToDmaQ_data_0 or cache_rsLdToDmaQ_data_1)
begin
case (cache_rsLdToDmaQ_deqP)
1'd0:
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q240 =
cache_rsLdToDmaQ_data_0[452:389];
1'd1:
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q240 =
cache_rsLdToDmaQ_data_1[452:389];
endcase
end
always@(cache_rsLdToDmaQ_deqP or
cache_rsLdToDmaQ_data_0 or cache_rsLdToDmaQ_data_1)
begin
case (cache_rsLdToDmaQ_deqP)
1'd0:
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q241 =
cache_rsLdToDmaQ_data_0[388:325];
1'd1:
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q241 =
cache_rsLdToDmaQ_data_1[388:325];
endcase
end
always@(cache_rsLdToDmaQ_deqP or
cache_rsLdToDmaQ_data_0 or cache_rsLdToDmaQ_data_1)
begin
case (cache_rsLdToDmaQ_deqP)
1'd0:
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q242 =
cache_rsLdToDmaQ_data_0[324:261];
1'd1:
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q242 =
cache_rsLdToDmaQ_data_1[324:261];
endcase
end
always@(cache_rsLdToDmaQ_deqP or
cache_rsLdToDmaQ_data_0 or cache_rsLdToDmaQ_data_1)
begin
case (cache_rsLdToDmaQ_deqP)
1'd0:
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q243 =
cache_rsLdToDmaQ_data_0[260:197];
1'd1:
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q243 =
cache_rsLdToDmaQ_data_1[260:197];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q244 =
cache_toMQ_data_0[513];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q244 =
cache_toMQ_data_1[513];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q245 =
cache_toMQ_data_0[512];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_5_ETC__q245 =
cache_toMQ_data_1[512];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q246 =
cache_rqFromDmaQ_data_0[132:69];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q246 =
cache_rqFromDmaQ_data_1[132:69];
endcase
end
always@(cache_rqFromDmaQ_deqP or
cache_rqFromDmaQ_data_0 or cache_rqFromDmaQ_data_1)
begin
case (cache_rqFromDmaQ_deqP)
1'd0:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q247 =
cache_rqFromDmaQ_data_0[68:5];
1'd1:
CASE_cache_rqFromDmaQ_deqP_0_cache_rqFromDmaQ__ETC__q247 =
cache_rqFromDmaQ_data_1[68:5];
endcase
end
always@(cache_toCQ_deqP or cache_toCQ_data_0 or cache_toCQ_data_1)
begin
case (cache_toCQ_deqP)
1'd0:
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q248 =
cache_toCQ_data_0[130:67];
1'd1:
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q248 =
cache_toCQ_data_1[130:67];
endcase
end
always@(cache_rsFromCQ_deqP or
cache_rsFromCQ_data_0 or cache_rsFromCQ_data_1)
begin
case (cache_rsFromCQ_deqP)
1'd0:
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q249 =
cache_rsFromCQ_data_0[128:65];
1'd1:
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q249 =
cache_rsFromCQ_data_1[128:65];
endcase
end
always@(cache_rsFromCQ_deqP or
cache_rsFromCQ_data_0 or cache_rsFromCQ_data_1)
begin
case (cache_rsFromCQ_deqP)
1'd0:
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q250 =
cache_rsFromCQ_data_0[64:1];
1'd1:
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q250 =
cache_rsFromCQ_data_1[64:1];
endcase
end
always@(cache_rsToCIndexQ_deqP or
cache_rsToCIndexQ_data_0 or
cache_rsToCIndexQ_data_1 or
cache_rsToCIndexQ_data_2 or
cache_rsToCIndexQ_data_3 or
cache_rsToCIndexQ_data_4 or
cache_rsToCIndexQ_data_5 or
cache_rsToCIndexQ_data_6 or
cache_rsToCIndexQ_data_7 or
cache_rsToCIndexQ_data_8 or
cache_rsToCIndexQ_data_9 or
cache_rsToCIndexQ_data_10 or
cache_rsToCIndexQ_data_11 or
cache_rsToCIndexQ_data_12 or
cache_rsToCIndexQ_data_13 or
cache_rsToCIndexQ_data_14 or cache_rsToCIndexQ_data_15)
begin
case (cache_rsToCIndexQ_deqP)
4'd0:
SEL_ARR_cache_rsToCIndexQ_data_0_386_BITS_1_TO_ETC___d2439 =
cache_rsToCIndexQ_data_0[1:0];
4'd1:
SEL_ARR_cache_rsToCIndexQ_data_0_386_BITS_1_TO_ETC___d2439 =
cache_rsToCIndexQ_data_1[1:0];
4'd2:
SEL_ARR_cache_rsToCIndexQ_data_0_386_BITS_1_TO_ETC___d2439 =
cache_rsToCIndexQ_data_2[1:0];
4'd3:
SEL_ARR_cache_rsToCIndexQ_data_0_386_BITS_1_TO_ETC___d2439 =
cache_rsToCIndexQ_data_3[1:0];
4'd4:
SEL_ARR_cache_rsToCIndexQ_data_0_386_BITS_1_TO_ETC___d2439 =
cache_rsToCIndexQ_data_4[1:0];
4'd5:
SEL_ARR_cache_rsToCIndexQ_data_0_386_BITS_1_TO_ETC___d2439 =
cache_rsToCIndexQ_data_5[1:0];
4'd6:
SEL_ARR_cache_rsToCIndexQ_data_0_386_BITS_1_TO_ETC___d2439 =
cache_rsToCIndexQ_data_6[1:0];
4'd7:
SEL_ARR_cache_rsToCIndexQ_data_0_386_BITS_1_TO_ETC___d2439 =
cache_rsToCIndexQ_data_7[1:0];
4'd8:
SEL_ARR_cache_rsToCIndexQ_data_0_386_BITS_1_TO_ETC___d2439 =
cache_rsToCIndexQ_data_8[1:0];
4'd9:
SEL_ARR_cache_rsToCIndexQ_data_0_386_BITS_1_TO_ETC___d2439 =
cache_rsToCIndexQ_data_9[1:0];
4'd10:
SEL_ARR_cache_rsToCIndexQ_data_0_386_BITS_1_TO_ETC___d2439 =
cache_rsToCIndexQ_data_10[1:0];
4'd11:
SEL_ARR_cache_rsToCIndexQ_data_0_386_BITS_1_TO_ETC___d2439 =
cache_rsToCIndexQ_data_11[1:0];
4'd12:
SEL_ARR_cache_rsToCIndexQ_data_0_386_BITS_1_TO_ETC___d2439 =
cache_rsToCIndexQ_data_12[1:0];
4'd13:
SEL_ARR_cache_rsToCIndexQ_data_0_386_BITS_1_TO_ETC___d2439 =
cache_rsToCIndexQ_data_13[1:0];
4'd14:
SEL_ARR_cache_rsToCIndexQ_data_0_386_BITS_1_TO_ETC___d2439 =
cache_rsToCIndexQ_data_14[1:0];
4'd15:
SEL_ARR_cache_rsToCIndexQ_data_0_386_BITS_1_TO_ETC___d2439 =
cache_rsToCIndexQ_data_15[1:0];
endcase
end
always@(cache_rsFromCQ_deqP or
cache_rsFromCQ_data_0 or cache_rsFromCQ_data_1)
begin
case (cache_rsFromCQ_deqP)
1'd0:
CASE_cache_rsFromCQ_deqP_0_NOT_cache_rsFromCQ__ETC__q251 =
!cache_rsFromCQ_data_0[513];
1'd1:
CASE_cache_rsFromCQ_deqP_0_NOT_cache_rsFromCQ__ETC__q251 =
!cache_rsFromCQ_data_1[513];
endcase
end
always@(cache_toCQ_deqP or cache_toCQ_data_0 or cache_toCQ_data_1)
begin
case (cache_toCQ_deqP)
1'd0:
CASE_cache_toCQ_deqP_0_NOT_cache_toCQ_data_0_B_ETC__q252 =
!cache_toCQ_data_0[515];
1'd1:
CASE_cache_toCQ_deqP_0_NOT_cache_toCQ_data_0_B_ETC__q252 =
!cache_toCQ_data_1[515];
endcase
end
always@(cache_rsFromCQ_deqP or
cache_rsFromCQ_data_0 or cache_rsFromCQ_data_1)
begin
case (cache_rsFromCQ_deqP)
1'd0:
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q253 =
cache_rsFromCQ_data_0[579:516];
1'd1:
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q253 =
cache_rsFromCQ_data_1[579:516];
endcase
end
always@(cache_rsFromCQ_deqP or
cache_rsFromCQ_data_0 or cache_rsFromCQ_data_1)
begin
case (cache_rsFromCQ_deqP)
1'd0:
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q254 =
cache_rsFromCQ_data_0[515:514];
1'd1:
CASE_cache_rsFromCQ_deqP_0_cache_rsFromCQ_data_ETC__q254 =
cache_rsFromCQ_data_1[515:514];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q255 =
cache_toMQ_data_0[127:64];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q255 =
cache_toMQ_data_1[127:64];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q256 =
cache_toMQ_data_0[63:0];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q256 =
cache_toMQ_data_1[63:0];
endcase
end
always@(cache_cRqMshr$pipelineResp_getRq or cache_pipeline$first)
begin
case (cache_cRqMshr$pipelineResp_getRq[70])
1'd0:
CASE_cache_cRqMshrpipelineResp_getRq_BIT_70_0_ETC__q257 =
cache_pipeline$first[519:518];
1'd1:
CASE_cache_cRqMshrpipelineResp_getRq_BIT_70_0_ETC__q257 =
cache_pipeline$first[521:520];
endcase
end
always@(cache_toCQ_deqP or cache_toCQ_data_0 or cache_toCQ_data_1)
begin
case (cache_toCQ_deqP)
1'd0:
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q258 =
cache_toCQ_data_0[2:1];
1'd1:
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q258 =
cache_toCQ_data_1[2:1];
endcase
end
always@(cache_toCQ_deqP or cache_toCQ_data_0 or cache_toCQ_data_1)
begin
case (cache_toCQ_deqP)
1'd0:
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q259 =
cache_toCQ_data_0[582:519];
1'd1:
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q259 =
cache_toCQ_data_1[582:519];
endcase
end
always@(cache_toCQ_deqP or cache_toCQ_data_0 or cache_toCQ_data_1)
begin
case (cache_toCQ_deqP)
1'd0:
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q260 =
cache_toCQ_data_0[518:517];
1'd1:
CASE_cache_toCQ_deqP_0_cache_toCQ_data_0_BITS__ETC__q260 =
cache_toCQ_data_1[518:517];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q261 =
cache_toMQ_data_0[68:5];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q261 =
cache_toMQ_data_1[68:5];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_4_ETC__q262 =
cache_toMQ_data_0[4];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BIT_4_ETC__q262 =
cache_toMQ_data_1[4];
endcase
end
always@(cache_toMQ_deqP or cache_toMQ_data_0 or cache_toMQ_data_1)
begin
case (cache_toMQ_deqP)
1'd0:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q263 =
cache_toMQ_data_0[639:576];
1'd1:
CASE_cache_toMQ_deqP_0_cache_toMQ_data_0_BITS__ETC__q263 =
cache_toMQ_data_1[639:576];
endcase
end
always@(cache_rsLdToDmaQ_deqP or
cache_rsLdToDmaQ_data_0 or cache_rsLdToDmaQ_data_1)
begin
case (cache_rsLdToDmaQ_deqP)
1'd0:
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q264 =
cache_rsLdToDmaQ_data_0[196:133];
1'd1:
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q264 =
cache_rsLdToDmaQ_data_1[196:133];
endcase
end
always@(cache_rsLdToDmaQ_deqP or
cache_rsLdToDmaQ_data_0 or cache_rsLdToDmaQ_data_1)
begin
case (cache_rsLdToDmaQ_deqP)
1'd0:
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q265 =
cache_rsLdToDmaQ_data_0[132:69];
1'd1:
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q265 =
cache_rsLdToDmaQ_data_1[132:69];
endcase
end
always@(cache_rsLdToDmaQ_deqP or
cache_rsLdToDmaQ_data_0 or cache_rsLdToDmaQ_data_1)
begin
case (cache_rsLdToDmaQ_deqP)
1'd0:
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q266 =
cache_rsLdToDmaQ_data_0[68:5];
1'd1:
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q266 =
cache_rsLdToDmaQ_data_1[68:5];
endcase
end
always@(cache_rsLdToDmaQ_deqP or
cache_rsLdToDmaQ_data_0 or cache_rsLdToDmaQ_data_1)
begin
case (cache_rsLdToDmaQ_deqP)
1'd0:
CASE_cache_rsLdToDmaQ_deqP_0_NOT_cache_rsLdToD_ETC__q267 =
!cache_rsLdToDmaQ_data_0[4];
1'd1:
CASE_cache_rsLdToDmaQ_deqP_0_NOT_cache_rsLdToD_ETC__q267 =
!cache_rsLdToDmaQ_data_1[4];
endcase
end
always@(cache_rsLdToDmaQ_deqP or
cache_rsLdToDmaQ_data_0 or cache_rsLdToDmaQ_data_1)
begin
case (cache_rsLdToDmaQ_deqP)
1'd0:
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q268 =
cache_rsLdToDmaQ_data_0[3];
1'd1:
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q268 =
cache_rsLdToDmaQ_data_1[3];
endcase
end
always@(cache_rsLdToDmaQ_deqP or
cache_rsLdToDmaQ_data_0 or cache_rsLdToDmaQ_data_1)
begin
case (cache_rsLdToDmaQ_deqP)
1'd0:
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q269 =
cache_rsLdToDmaQ_data_0[2:0];
1'd1:
CASE_cache_rsLdToDmaQ_deqP_0_cache_rsLdToDmaQ__ETC__q269 =
cache_rsLdToDmaQ_data_1[2:0];
endcase
end
always@(cache_rsFromMQ_deqP or
cache_rsFromMQ_data_0 or cache_rsFromMQ_data_1)
begin
case (cache_rsFromMQ_deqP)
1'd0:
CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q270 =
cache_rsFromMQ_data_0[4];
1'd1:
CASE_cache_rsFromMQ_deqP_0_cache_rsFromMQ_data_ETC__q270 =
cache_rsFromMQ_data_1[4];
endcase
end
always@(cache_rsFromMQ_deqP or
cache_rsFromMQ_data_0 or cache_rsFromMQ_data_1)
begin
case (cache_rsFromMQ_deqP)
1'd0:
CASE_cache_rsFromMQ_deqP_0_NOT_cache_rsFromMQ__ETC__q271 =
!cache_rsFromMQ_data_0[4];
1'd1:
CASE_cache_rsFromMQ_deqP_0_NOT_cache_rsFromMQ__ETC__q271 =
!cache_rsFromMQ_data_1[4];
endcase
end
always@(cache_toMInfoQ$D_OUT or
cache_toMQ_full or cache_rsStToDmaIndexQ_sendToM$FULL_N)
begin
case (cache_toMInfoQ$D_OUT[1:0])
2'd0:
CASE_cache_toMInfoQD_OUT_BITS_1_TO_0_0_NOT_ca_ETC__q272 =
!cache_toMQ_full;
2'd1:
CASE_cache_toMInfoQD_OUT_BITS_1_TO_0_0_NOT_ca_ETC__q272 =
!cache_toMQ_full && cache_rsStToDmaIndexQ_sendToM$FULL_N;
default: CASE_cache_toMInfoQD_OUT_BITS_1_TO_0_0_NOT_ca_ETC__q272 =
cache_toMInfoQ$D_OUT[1:0] != 2'd2 || !cache_toMQ_full;
endcase
end
always@(cache_rqFromCQ_deqP or
cache_rqFromCQ_data_0 or cache_rqFromCQ_data_1)
begin
case (cache_rqFromCQ_deqP)
1'd0:
CASE_cache_rqFromCQ_deqP_0_cache_rqFromCQ_data_ETC__q273 =
cache_rqFromCQ_data_0[8:7];
1'd1:
CASE_cache_rqFromCQ_deqP_0_cache_rqFromCQ_data_ETC__q273 =
cache_rqFromCQ_data_1[8:7];
endcase
end
// handling of inlined registers
always@(posedge CLK)
begin
if (RST_N == `BSV_RESET_VALUE)
begin
cache_cRqRetryIndexQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_cRqRetryIndexQ_data_0 <= `BSV_ASSIGNMENT_DELAY 4'd0;
cache_cRqRetryIndexQ_data_1 <= `BSV_ASSIGNMENT_DELAY 4'd0;
cache_cRqRetryIndexQ_data_10 <= `BSV_ASSIGNMENT_DELAY 4'd0;
cache_cRqRetryIndexQ_data_11 <= `BSV_ASSIGNMENT_DELAY 4'd0;
cache_cRqRetryIndexQ_data_12 <= `BSV_ASSIGNMENT_DELAY 4'd0;
cache_cRqRetryIndexQ_data_13 <= `BSV_ASSIGNMENT_DELAY 4'd0;
cache_cRqRetryIndexQ_data_14 <= `BSV_ASSIGNMENT_DELAY 4'd0;
cache_cRqRetryIndexQ_data_15 <= `BSV_ASSIGNMENT_DELAY 4'd0;
cache_cRqRetryIndexQ_data_2 <= `BSV_ASSIGNMENT_DELAY 4'd0;
cache_cRqRetryIndexQ_data_3 <= `BSV_ASSIGNMENT_DELAY 4'd0;
cache_cRqRetryIndexQ_data_4 <= `BSV_ASSIGNMENT_DELAY 4'd0;
cache_cRqRetryIndexQ_data_5 <= `BSV_ASSIGNMENT_DELAY 4'd0;
cache_cRqRetryIndexQ_data_6 <= `BSV_ASSIGNMENT_DELAY 4'd0;
cache_cRqRetryIndexQ_data_7 <= `BSV_ASSIGNMENT_DELAY 4'd0;
cache_cRqRetryIndexQ_data_8 <= `BSV_ASSIGNMENT_DELAY 4'd0;
cache_cRqRetryIndexQ_data_9 <= `BSV_ASSIGNMENT_DELAY 4'd0;
cache_cRqRetryIndexQ_deqP <= `BSV_ASSIGNMENT_DELAY 4'd0;
cache_cRqRetryIndexQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_cRqRetryIndexQ_empty <= `BSV_ASSIGNMENT_DELAY 1'd1;
cache_cRqRetryIndexQ_enqP <= `BSV_ASSIGNMENT_DELAY 4'd0;
cache_cRqRetryIndexQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY 5'd10;
cache_cRqRetryIndexQ_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_doLdAfterReplace <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_priorNewCRqSrc <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_rqFromCQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_rqFromCQ_data_0 <= `BSV_ASSIGNMENT_DELAY 73'd0;
cache_rqFromCQ_data_1 <= `BSV_ASSIGNMENT_DELAY 73'd0;
cache_rqFromCQ_deqP <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_rqFromCQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_rqFromCQ_empty <= `BSV_ASSIGNMENT_DELAY 1'd1;
cache_rqFromCQ_enqP <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_rqFromCQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY
74'h0AAAAAAAAAAAAAAAAAA;
cache_rqFromCQ_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_rqFromDmaQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_rqFromDmaQ_data_0 <= `BSV_ASSIGNMENT_DELAY 645'd10;
cache_rqFromDmaQ_data_1 <= `BSV_ASSIGNMENT_DELAY 645'd10;
cache_rqFromDmaQ_deqP <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_rqFromDmaQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_rqFromDmaQ_empty <= `BSV_ASSIGNMENT_DELAY 1'd1;
cache_rqFromDmaQ_enqP <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_rqFromDmaQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY
646'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
cache_rqFromDmaQ_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_rsFromCQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_rsFromCQ_data_0 <= `BSV_ASSIGNMENT_DELAY
580'h0000000000000000155555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555554;
cache_rsFromCQ_data_1 <= `BSV_ASSIGNMENT_DELAY
580'h0000000000000000155555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555554;
cache_rsFromCQ_deqP <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_rsFromCQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_rsFromCQ_empty <= `BSV_ASSIGNMENT_DELAY 1'd1;
cache_rsFromCQ_enqP <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_rsFromCQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY
581'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
cache_rsFromCQ_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_rsFromMQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_rsFromMQ_data_0 <= `BSV_ASSIGNMENT_DELAY 517'd0;
cache_rsFromMQ_data_1 <= `BSV_ASSIGNMENT_DELAY 517'd0;
cache_rsFromMQ_deqP <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_rsFromMQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_rsFromMQ_empty <= `BSV_ASSIGNMENT_DELAY 1'd1;
cache_rsFromMQ_enqP <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_rsFromMQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY
518'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
cache_rsFromMQ_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_rsLdToDmaQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_rsLdToDmaQ_data_0 <= `BSV_ASSIGNMENT_DELAY 517'd10;
cache_rsLdToDmaQ_data_1 <= `BSV_ASSIGNMENT_DELAY 517'd10;
cache_rsLdToDmaQ_deqP <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_rsLdToDmaQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_rsLdToDmaQ_empty <= `BSV_ASSIGNMENT_DELAY 1'd1;
cache_rsLdToDmaQ_enqP <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_rsLdToDmaQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY
518'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
cache_rsLdToDmaQ_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_rsStToDmaQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_rsStToDmaQ_data_0 <= `BSV_ASSIGNMENT_DELAY 5'd10;
cache_rsStToDmaQ_data_1 <= `BSV_ASSIGNMENT_DELAY 5'd10;
cache_rsStToDmaQ_deqP <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_rsStToDmaQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_rsStToDmaQ_empty <= `BSV_ASSIGNMENT_DELAY 1'd1;
cache_rsStToDmaQ_enqP <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_rsStToDmaQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY 6'd10;
cache_rsStToDmaQ_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_rsToCIndexQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_rsToCIndexQ_data_0 <= `BSV_ASSIGNMENT_DELAY 6'd0;
cache_rsToCIndexQ_data_1 <= `BSV_ASSIGNMENT_DELAY 6'd0;
cache_rsToCIndexQ_data_10 <= `BSV_ASSIGNMENT_DELAY 6'd0;
cache_rsToCIndexQ_data_11 <= `BSV_ASSIGNMENT_DELAY 6'd0;
cache_rsToCIndexQ_data_12 <= `BSV_ASSIGNMENT_DELAY 6'd0;
cache_rsToCIndexQ_data_13 <= `BSV_ASSIGNMENT_DELAY 6'd0;
cache_rsToCIndexQ_data_14 <= `BSV_ASSIGNMENT_DELAY 6'd0;
cache_rsToCIndexQ_data_15 <= `BSV_ASSIGNMENT_DELAY 6'd0;
cache_rsToCIndexQ_data_2 <= `BSV_ASSIGNMENT_DELAY 6'd0;
cache_rsToCIndexQ_data_3 <= `BSV_ASSIGNMENT_DELAY 6'd0;
cache_rsToCIndexQ_data_4 <= `BSV_ASSIGNMENT_DELAY 6'd0;
cache_rsToCIndexQ_data_5 <= `BSV_ASSIGNMENT_DELAY 6'd0;
cache_rsToCIndexQ_data_6 <= `BSV_ASSIGNMENT_DELAY 6'd0;
cache_rsToCIndexQ_data_7 <= `BSV_ASSIGNMENT_DELAY 6'd0;
cache_rsToCIndexQ_data_8 <= `BSV_ASSIGNMENT_DELAY 6'd0;
cache_rsToCIndexQ_data_9 <= `BSV_ASSIGNMENT_DELAY 6'd0;
cache_rsToCIndexQ_deqP <= `BSV_ASSIGNMENT_DELAY 4'd0;
cache_rsToCIndexQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_rsToCIndexQ_empty <= `BSV_ASSIGNMENT_DELAY 1'd1;
cache_rsToCIndexQ_enqP <= `BSV_ASSIGNMENT_DELAY 4'd0;
cache_rsToCIndexQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY 7'd42;
cache_rsToCIndexQ_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_toCQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_toCQ_data_0 <= `BSV_ASSIGNMENT_DELAY
584'h55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555500000000000000000;
cache_toCQ_data_1 <= `BSV_ASSIGNMENT_DELAY
584'h55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555500000000000000000;
cache_toCQ_deqP <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_toCQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_toCQ_empty <= `BSV_ASSIGNMENT_DELAY 1'd1;
cache_toCQ_enqP <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_toCQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY
585'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
cache_toCQ_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_toMQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_toMQ_data_0 <= `BSV_ASSIGNMENT_DELAY
641'h05555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555400000000000000000;
cache_toMQ_data_1 <= `BSV_ASSIGNMENT_DELAY
641'h05555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555400000000000000000;
cache_toMQ_deqP <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_toMQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_toMQ_empty <= `BSV_ASSIGNMENT_DELAY 1'd1;
cache_toMQ_enqP <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_toMQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY
642'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
cache_toMQ_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
cache_whichCRq <= `BSV_ASSIGNMENT_DELAY 4'd0;
perfReqQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
perfReqQ_data_0 <= `BSV_ASSIGNMENT_DELAY 4'd0;
perfReqQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
perfReqQ_empty <= `BSV_ASSIGNMENT_DELAY 1'd1;
perfReqQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY 5'd10;
perfReqQ_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
end
else
begin
if (cache_cRqRetryIndexQ_clearReq_rl$EN)
cache_cRqRetryIndexQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY
cache_cRqRetryIndexQ_clearReq_rl$D_IN;
if (cache_cRqRetryIndexQ_data_0$EN)
cache_cRqRetryIndexQ_data_0 <= `BSV_ASSIGNMENT_DELAY
cache_cRqRetryIndexQ_data_0$D_IN;
if (cache_cRqRetryIndexQ_data_1$EN)
cache_cRqRetryIndexQ_data_1 <= `BSV_ASSIGNMENT_DELAY
cache_cRqRetryIndexQ_data_1$D_IN;
if (cache_cRqRetryIndexQ_data_10$EN)
cache_cRqRetryIndexQ_data_10 <= `BSV_ASSIGNMENT_DELAY
cache_cRqRetryIndexQ_data_10$D_IN;
if (cache_cRqRetryIndexQ_data_11$EN)
cache_cRqRetryIndexQ_data_11 <= `BSV_ASSIGNMENT_DELAY
cache_cRqRetryIndexQ_data_11$D_IN;
if (cache_cRqRetryIndexQ_data_12$EN)
cache_cRqRetryIndexQ_data_12 <= `BSV_ASSIGNMENT_DELAY
cache_cRqRetryIndexQ_data_12$D_IN;
if (cache_cRqRetryIndexQ_data_13$EN)
cache_cRqRetryIndexQ_data_13 <= `BSV_ASSIGNMENT_DELAY
cache_cRqRetryIndexQ_data_13$D_IN;
if (cache_cRqRetryIndexQ_data_14$EN)
cache_cRqRetryIndexQ_data_14 <= `BSV_ASSIGNMENT_DELAY
cache_cRqRetryIndexQ_data_14$D_IN;
if (cache_cRqRetryIndexQ_data_15$EN)
cache_cRqRetryIndexQ_data_15 <= `BSV_ASSIGNMENT_DELAY
cache_cRqRetryIndexQ_data_15$D_IN;
if (cache_cRqRetryIndexQ_data_2$EN)
cache_cRqRetryIndexQ_data_2 <= `BSV_ASSIGNMENT_DELAY
cache_cRqRetryIndexQ_data_2$D_IN;
if (cache_cRqRetryIndexQ_data_3$EN)
cache_cRqRetryIndexQ_data_3 <= `BSV_ASSIGNMENT_DELAY
cache_cRqRetryIndexQ_data_3$D_IN;
if (cache_cRqRetryIndexQ_data_4$EN)
cache_cRqRetryIndexQ_data_4 <= `BSV_ASSIGNMENT_DELAY
cache_cRqRetryIndexQ_data_4$D_IN;
if (cache_cRqRetryIndexQ_data_5$EN)
cache_cRqRetryIndexQ_data_5 <= `BSV_ASSIGNMENT_DELAY
cache_cRqRetryIndexQ_data_5$D_IN;
if (cache_cRqRetryIndexQ_data_6$EN)
cache_cRqRetryIndexQ_data_6 <= `BSV_ASSIGNMENT_DELAY
cache_cRqRetryIndexQ_data_6$D_IN;
if (cache_cRqRetryIndexQ_data_7$EN)
cache_cRqRetryIndexQ_data_7 <= `BSV_ASSIGNMENT_DELAY
cache_cRqRetryIndexQ_data_7$D_IN;
if (cache_cRqRetryIndexQ_data_8$EN)
cache_cRqRetryIndexQ_data_8 <= `BSV_ASSIGNMENT_DELAY
cache_cRqRetryIndexQ_data_8$D_IN;
if (cache_cRqRetryIndexQ_data_9$EN)
cache_cRqRetryIndexQ_data_9 <= `BSV_ASSIGNMENT_DELAY
cache_cRqRetryIndexQ_data_9$D_IN;
if (cache_cRqRetryIndexQ_deqP$EN)
cache_cRqRetryIndexQ_deqP <= `BSV_ASSIGNMENT_DELAY
cache_cRqRetryIndexQ_deqP$D_IN;
if (cache_cRqRetryIndexQ_deqReq_rl$EN)
cache_cRqRetryIndexQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY
cache_cRqRetryIndexQ_deqReq_rl$D_IN;
if (cache_cRqRetryIndexQ_empty$EN)
cache_cRqRetryIndexQ_empty <= `BSV_ASSIGNMENT_DELAY
cache_cRqRetryIndexQ_empty$D_IN;
if (cache_cRqRetryIndexQ_enqP$EN)
cache_cRqRetryIndexQ_enqP <= `BSV_ASSIGNMENT_DELAY
cache_cRqRetryIndexQ_enqP$D_IN;
if (cache_cRqRetryIndexQ_enqReq_rl$EN)
cache_cRqRetryIndexQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY
cache_cRqRetryIndexQ_enqReq_rl$D_IN;
if (cache_cRqRetryIndexQ_full$EN)
cache_cRqRetryIndexQ_full <= `BSV_ASSIGNMENT_DELAY
cache_cRqRetryIndexQ_full$D_IN;
if (cache_doLdAfterReplace$EN)
cache_doLdAfterReplace <= `BSV_ASSIGNMENT_DELAY
cache_doLdAfterReplace$D_IN;
if (cache_priorNewCRqSrc$EN)
cache_priorNewCRqSrc <= `BSV_ASSIGNMENT_DELAY
cache_priorNewCRqSrc$D_IN;
if (cache_rqFromCQ_clearReq_rl$EN)
cache_rqFromCQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY
cache_rqFromCQ_clearReq_rl$D_IN;
if (cache_rqFromCQ_data_0$EN)
cache_rqFromCQ_data_0 <= `BSV_ASSIGNMENT_DELAY
cache_rqFromCQ_data_0$D_IN;
if (cache_rqFromCQ_data_1$EN)
cache_rqFromCQ_data_1 <= `BSV_ASSIGNMENT_DELAY
cache_rqFromCQ_data_1$D_IN;
if (cache_rqFromCQ_deqP$EN)
cache_rqFromCQ_deqP <= `BSV_ASSIGNMENT_DELAY
cache_rqFromCQ_deqP$D_IN;
if (cache_rqFromCQ_deqReq_rl$EN)
cache_rqFromCQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY
cache_rqFromCQ_deqReq_rl$D_IN;
if (cache_rqFromCQ_empty$EN)
cache_rqFromCQ_empty <= `BSV_ASSIGNMENT_DELAY
cache_rqFromCQ_empty$D_IN;
if (cache_rqFromCQ_enqP$EN)
cache_rqFromCQ_enqP <= `BSV_ASSIGNMENT_DELAY
cache_rqFromCQ_enqP$D_IN;
if (cache_rqFromCQ_enqReq_rl$EN)
cache_rqFromCQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY
cache_rqFromCQ_enqReq_rl$D_IN;
if (cache_rqFromCQ_full$EN)
cache_rqFromCQ_full <= `BSV_ASSIGNMENT_DELAY
cache_rqFromCQ_full$D_IN;
if (cache_rqFromDmaQ_clearReq_rl$EN)
cache_rqFromDmaQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY
cache_rqFromDmaQ_clearReq_rl$D_IN;
if (cache_rqFromDmaQ_data_0$EN)
cache_rqFromDmaQ_data_0 <= `BSV_ASSIGNMENT_DELAY
cache_rqFromDmaQ_data_0$D_IN;
if (cache_rqFromDmaQ_data_1$EN)
cache_rqFromDmaQ_data_1 <= `BSV_ASSIGNMENT_DELAY
cache_rqFromDmaQ_data_1$D_IN;
if (cache_rqFromDmaQ_deqP$EN)
cache_rqFromDmaQ_deqP <= `BSV_ASSIGNMENT_DELAY
cache_rqFromDmaQ_deqP$D_IN;
if (cache_rqFromDmaQ_deqReq_rl$EN)
cache_rqFromDmaQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY
cache_rqFromDmaQ_deqReq_rl$D_IN;
if (cache_rqFromDmaQ_empty$EN)
cache_rqFromDmaQ_empty <= `BSV_ASSIGNMENT_DELAY
cache_rqFromDmaQ_empty$D_IN;
if (cache_rqFromDmaQ_enqP$EN)
cache_rqFromDmaQ_enqP <= `BSV_ASSIGNMENT_DELAY
cache_rqFromDmaQ_enqP$D_IN;
if (cache_rqFromDmaQ_enqReq_rl$EN)
cache_rqFromDmaQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY
cache_rqFromDmaQ_enqReq_rl$D_IN;
if (cache_rqFromDmaQ_full$EN)
cache_rqFromDmaQ_full <= `BSV_ASSIGNMENT_DELAY
cache_rqFromDmaQ_full$D_IN;
if (cache_rsFromCQ_clearReq_rl$EN)
cache_rsFromCQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY
cache_rsFromCQ_clearReq_rl$D_IN;
if (cache_rsFromCQ_data_0$EN)
cache_rsFromCQ_data_0 <= `BSV_ASSIGNMENT_DELAY
cache_rsFromCQ_data_0$D_IN;
if (cache_rsFromCQ_data_1$EN)
cache_rsFromCQ_data_1 <= `BSV_ASSIGNMENT_DELAY
cache_rsFromCQ_data_1$D_IN;
if (cache_rsFromCQ_deqP$EN)
cache_rsFromCQ_deqP <= `BSV_ASSIGNMENT_DELAY
cache_rsFromCQ_deqP$D_IN;
if (cache_rsFromCQ_deqReq_rl$EN)
cache_rsFromCQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY
cache_rsFromCQ_deqReq_rl$D_IN;
if (cache_rsFromCQ_empty$EN)
cache_rsFromCQ_empty <= `BSV_ASSIGNMENT_DELAY
cache_rsFromCQ_empty$D_IN;
if (cache_rsFromCQ_enqP$EN)
cache_rsFromCQ_enqP <= `BSV_ASSIGNMENT_DELAY
cache_rsFromCQ_enqP$D_IN;
if (cache_rsFromCQ_enqReq_rl$EN)
cache_rsFromCQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY
cache_rsFromCQ_enqReq_rl$D_IN;
if (cache_rsFromCQ_full$EN)
cache_rsFromCQ_full <= `BSV_ASSIGNMENT_DELAY
cache_rsFromCQ_full$D_IN;
if (cache_rsFromMQ_clearReq_rl$EN)
cache_rsFromMQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY
cache_rsFromMQ_clearReq_rl$D_IN;
if (cache_rsFromMQ_data_0$EN)
cache_rsFromMQ_data_0 <= `BSV_ASSIGNMENT_DELAY
cache_rsFromMQ_data_0$D_IN;
if (cache_rsFromMQ_data_1$EN)
cache_rsFromMQ_data_1 <= `BSV_ASSIGNMENT_DELAY
cache_rsFromMQ_data_1$D_IN;
if (cache_rsFromMQ_deqP$EN)
cache_rsFromMQ_deqP <= `BSV_ASSIGNMENT_DELAY
cache_rsFromMQ_deqP$D_IN;
if (cache_rsFromMQ_deqReq_rl$EN)
cache_rsFromMQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY
cache_rsFromMQ_deqReq_rl$D_IN;
if (cache_rsFromMQ_empty$EN)
cache_rsFromMQ_empty <= `BSV_ASSIGNMENT_DELAY
cache_rsFromMQ_empty$D_IN;
if (cache_rsFromMQ_enqP$EN)
cache_rsFromMQ_enqP <= `BSV_ASSIGNMENT_DELAY
cache_rsFromMQ_enqP$D_IN;
if (cache_rsFromMQ_enqReq_rl$EN)
cache_rsFromMQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY
cache_rsFromMQ_enqReq_rl$D_IN;
if (cache_rsFromMQ_full$EN)
cache_rsFromMQ_full <= `BSV_ASSIGNMENT_DELAY
cache_rsFromMQ_full$D_IN;
if (cache_rsLdToDmaQ_clearReq_rl$EN)
cache_rsLdToDmaQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY
cache_rsLdToDmaQ_clearReq_rl$D_IN;
if (cache_rsLdToDmaQ_data_0$EN)
cache_rsLdToDmaQ_data_0 <= `BSV_ASSIGNMENT_DELAY
cache_rsLdToDmaQ_data_0$D_IN;
if (cache_rsLdToDmaQ_data_1$EN)
cache_rsLdToDmaQ_data_1 <= `BSV_ASSIGNMENT_DELAY
cache_rsLdToDmaQ_data_1$D_IN;
if (cache_rsLdToDmaQ_deqP$EN)
cache_rsLdToDmaQ_deqP <= `BSV_ASSIGNMENT_DELAY
cache_rsLdToDmaQ_deqP$D_IN;
if (cache_rsLdToDmaQ_deqReq_rl$EN)
cache_rsLdToDmaQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY
cache_rsLdToDmaQ_deqReq_rl$D_IN;
if (cache_rsLdToDmaQ_empty$EN)
cache_rsLdToDmaQ_empty <= `BSV_ASSIGNMENT_DELAY
cache_rsLdToDmaQ_empty$D_IN;
if (cache_rsLdToDmaQ_enqP$EN)
cache_rsLdToDmaQ_enqP <= `BSV_ASSIGNMENT_DELAY
cache_rsLdToDmaQ_enqP$D_IN;
if (cache_rsLdToDmaQ_enqReq_rl$EN)
cache_rsLdToDmaQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY
cache_rsLdToDmaQ_enqReq_rl$D_IN;
if (cache_rsLdToDmaQ_full$EN)
cache_rsLdToDmaQ_full <= `BSV_ASSIGNMENT_DELAY
cache_rsLdToDmaQ_full$D_IN;
if (cache_rsStToDmaQ_clearReq_rl$EN)
cache_rsStToDmaQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY
cache_rsStToDmaQ_clearReq_rl$D_IN;
if (cache_rsStToDmaQ_data_0$EN)
cache_rsStToDmaQ_data_0 <= `BSV_ASSIGNMENT_DELAY
cache_rsStToDmaQ_data_0$D_IN;
if (cache_rsStToDmaQ_data_1$EN)
cache_rsStToDmaQ_data_1 <= `BSV_ASSIGNMENT_DELAY
cache_rsStToDmaQ_data_1$D_IN;
if (cache_rsStToDmaQ_deqP$EN)
cache_rsStToDmaQ_deqP <= `BSV_ASSIGNMENT_DELAY
cache_rsStToDmaQ_deqP$D_IN;
if (cache_rsStToDmaQ_deqReq_rl$EN)
cache_rsStToDmaQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY
cache_rsStToDmaQ_deqReq_rl$D_IN;
if (cache_rsStToDmaQ_empty$EN)
cache_rsStToDmaQ_empty <= `BSV_ASSIGNMENT_DELAY
cache_rsStToDmaQ_empty$D_IN;
if (cache_rsStToDmaQ_enqP$EN)
cache_rsStToDmaQ_enqP <= `BSV_ASSIGNMENT_DELAY
cache_rsStToDmaQ_enqP$D_IN;
if (cache_rsStToDmaQ_enqReq_rl$EN)
cache_rsStToDmaQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY
cache_rsStToDmaQ_enqReq_rl$D_IN;
if (cache_rsStToDmaQ_full$EN)
cache_rsStToDmaQ_full <= `BSV_ASSIGNMENT_DELAY
cache_rsStToDmaQ_full$D_IN;
if (cache_rsToCIndexQ_clearReq_rl$EN)
cache_rsToCIndexQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY
cache_rsToCIndexQ_clearReq_rl$D_IN;
if (cache_rsToCIndexQ_data_0$EN)
cache_rsToCIndexQ_data_0 <= `BSV_ASSIGNMENT_DELAY
cache_rsToCIndexQ_data_0$D_IN;
if (cache_rsToCIndexQ_data_1$EN)
cache_rsToCIndexQ_data_1 <= `BSV_ASSIGNMENT_DELAY
cache_rsToCIndexQ_data_1$D_IN;
if (cache_rsToCIndexQ_data_10$EN)
cache_rsToCIndexQ_data_10 <= `BSV_ASSIGNMENT_DELAY
cache_rsToCIndexQ_data_10$D_IN;
if (cache_rsToCIndexQ_data_11$EN)
cache_rsToCIndexQ_data_11 <= `BSV_ASSIGNMENT_DELAY
cache_rsToCIndexQ_data_11$D_IN;
if (cache_rsToCIndexQ_data_12$EN)
cache_rsToCIndexQ_data_12 <= `BSV_ASSIGNMENT_DELAY
cache_rsToCIndexQ_data_12$D_IN;
if (cache_rsToCIndexQ_data_13$EN)
cache_rsToCIndexQ_data_13 <= `BSV_ASSIGNMENT_DELAY
cache_rsToCIndexQ_data_13$D_IN;
if (cache_rsToCIndexQ_data_14$EN)
cache_rsToCIndexQ_data_14 <= `BSV_ASSIGNMENT_DELAY
cache_rsToCIndexQ_data_14$D_IN;
if (cache_rsToCIndexQ_data_15$EN)
cache_rsToCIndexQ_data_15 <= `BSV_ASSIGNMENT_DELAY
cache_rsToCIndexQ_data_15$D_IN;
if (cache_rsToCIndexQ_data_2$EN)
cache_rsToCIndexQ_data_2 <= `BSV_ASSIGNMENT_DELAY
cache_rsToCIndexQ_data_2$D_IN;
if (cache_rsToCIndexQ_data_3$EN)
cache_rsToCIndexQ_data_3 <= `BSV_ASSIGNMENT_DELAY
cache_rsToCIndexQ_data_3$D_IN;
if (cache_rsToCIndexQ_data_4$EN)
cache_rsToCIndexQ_data_4 <= `BSV_ASSIGNMENT_DELAY
cache_rsToCIndexQ_data_4$D_IN;
if (cache_rsToCIndexQ_data_5$EN)
cache_rsToCIndexQ_data_5 <= `BSV_ASSIGNMENT_DELAY
cache_rsToCIndexQ_data_5$D_IN;
if (cache_rsToCIndexQ_data_6$EN)
cache_rsToCIndexQ_data_6 <= `BSV_ASSIGNMENT_DELAY
cache_rsToCIndexQ_data_6$D_IN;
if (cache_rsToCIndexQ_data_7$EN)
cache_rsToCIndexQ_data_7 <= `BSV_ASSIGNMENT_DELAY
cache_rsToCIndexQ_data_7$D_IN;
if (cache_rsToCIndexQ_data_8$EN)
cache_rsToCIndexQ_data_8 <= `BSV_ASSIGNMENT_DELAY
cache_rsToCIndexQ_data_8$D_IN;
if (cache_rsToCIndexQ_data_9$EN)
cache_rsToCIndexQ_data_9 <= `BSV_ASSIGNMENT_DELAY
cache_rsToCIndexQ_data_9$D_IN;
if (cache_rsToCIndexQ_deqP$EN)
cache_rsToCIndexQ_deqP <= `BSV_ASSIGNMENT_DELAY
cache_rsToCIndexQ_deqP$D_IN;
if (cache_rsToCIndexQ_deqReq_rl$EN)
cache_rsToCIndexQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY
cache_rsToCIndexQ_deqReq_rl$D_IN;
if (cache_rsToCIndexQ_empty$EN)
cache_rsToCIndexQ_empty <= `BSV_ASSIGNMENT_DELAY
cache_rsToCIndexQ_empty$D_IN;
if (cache_rsToCIndexQ_enqP$EN)
cache_rsToCIndexQ_enqP <= `BSV_ASSIGNMENT_DELAY
cache_rsToCIndexQ_enqP$D_IN;
if (cache_rsToCIndexQ_enqReq_rl$EN)
cache_rsToCIndexQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY
cache_rsToCIndexQ_enqReq_rl$D_IN;
if (cache_rsToCIndexQ_full$EN)
cache_rsToCIndexQ_full <= `BSV_ASSIGNMENT_DELAY
cache_rsToCIndexQ_full$D_IN;
if (cache_toCQ_clearReq_rl$EN)
cache_toCQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY
cache_toCQ_clearReq_rl$D_IN;
if (cache_toCQ_data_0$EN)
cache_toCQ_data_0 <= `BSV_ASSIGNMENT_DELAY cache_toCQ_data_0$D_IN;
if (cache_toCQ_data_1$EN)
cache_toCQ_data_1 <= `BSV_ASSIGNMENT_DELAY cache_toCQ_data_1$D_IN;
if (cache_toCQ_deqP$EN)
cache_toCQ_deqP <= `BSV_ASSIGNMENT_DELAY cache_toCQ_deqP$D_IN;
if (cache_toCQ_deqReq_rl$EN)
cache_toCQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY
cache_toCQ_deqReq_rl$D_IN;
if (cache_toCQ_empty$EN)
cache_toCQ_empty <= `BSV_ASSIGNMENT_DELAY cache_toCQ_empty$D_IN;
if (cache_toCQ_enqP$EN)
cache_toCQ_enqP <= `BSV_ASSIGNMENT_DELAY cache_toCQ_enqP$D_IN;
if (cache_toCQ_enqReq_rl$EN)
cache_toCQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY
cache_toCQ_enqReq_rl$D_IN;
if (cache_toCQ_full$EN)
cache_toCQ_full <= `BSV_ASSIGNMENT_DELAY cache_toCQ_full$D_IN;
if (cache_toMQ_clearReq_rl$EN)
cache_toMQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY
cache_toMQ_clearReq_rl$D_IN;
if (cache_toMQ_data_0$EN)
cache_toMQ_data_0 <= `BSV_ASSIGNMENT_DELAY cache_toMQ_data_0$D_IN;
if (cache_toMQ_data_1$EN)
cache_toMQ_data_1 <= `BSV_ASSIGNMENT_DELAY cache_toMQ_data_1$D_IN;
if (cache_toMQ_deqP$EN)
cache_toMQ_deqP <= `BSV_ASSIGNMENT_DELAY cache_toMQ_deqP$D_IN;
if (cache_toMQ_deqReq_rl$EN)
cache_toMQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY
cache_toMQ_deqReq_rl$D_IN;
if (cache_toMQ_empty$EN)
cache_toMQ_empty <= `BSV_ASSIGNMENT_DELAY cache_toMQ_empty$D_IN;
if (cache_toMQ_enqP$EN)
cache_toMQ_enqP <= `BSV_ASSIGNMENT_DELAY cache_toMQ_enqP$D_IN;
if (cache_toMQ_enqReq_rl$EN)
cache_toMQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY
cache_toMQ_enqReq_rl$D_IN;
if (cache_toMQ_full$EN)
cache_toMQ_full <= `BSV_ASSIGNMENT_DELAY cache_toMQ_full$D_IN;
if (cache_whichCRq$EN)
cache_whichCRq <= `BSV_ASSIGNMENT_DELAY cache_whichCRq$D_IN;
if (perfReqQ_clearReq_rl$EN)
perfReqQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY
perfReqQ_clearReq_rl$D_IN;
if (perfReqQ_data_0$EN)
perfReqQ_data_0 <= `BSV_ASSIGNMENT_DELAY perfReqQ_data_0$D_IN;
if (perfReqQ_deqReq_rl$EN)
perfReqQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY perfReqQ_deqReq_rl$D_IN;
if (perfReqQ_empty$EN)
perfReqQ_empty <= `BSV_ASSIGNMENT_DELAY perfReqQ_empty$D_IN;
if (perfReqQ_enqReq_rl$EN)
perfReqQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY perfReqQ_enqReq_rl$D_IN;
if (perfReqQ_full$EN)
perfReqQ_full <= `BSV_ASSIGNMENT_DELAY perfReqQ_full$D_IN;
end
end
// synopsys translate_off
`ifdef BSV_NO_INITIAL_BLOCKS
`else // not BSV_NO_INITIAL_BLOCKS
initial
begin
cache_cRqRetryIndexQ_clearReq_rl = 1'h0;
cache_cRqRetryIndexQ_data_0 = 4'hA;
cache_cRqRetryIndexQ_data_1 = 4'hA;
cache_cRqRetryIndexQ_data_10 = 4'hA;
cache_cRqRetryIndexQ_data_11 = 4'hA;
cache_cRqRetryIndexQ_data_12 = 4'hA;
cache_cRqRetryIndexQ_data_13 = 4'hA;
cache_cRqRetryIndexQ_data_14 = 4'hA;
cache_cRqRetryIndexQ_data_15 = 4'hA;
cache_cRqRetryIndexQ_data_2 = 4'hA;
cache_cRqRetryIndexQ_data_3 = 4'hA;
cache_cRqRetryIndexQ_data_4 = 4'hA;
cache_cRqRetryIndexQ_data_5 = 4'hA;
cache_cRqRetryIndexQ_data_6 = 4'hA;
cache_cRqRetryIndexQ_data_7 = 4'hA;
cache_cRqRetryIndexQ_data_8 = 4'hA;
cache_cRqRetryIndexQ_data_9 = 4'hA;
cache_cRqRetryIndexQ_deqP = 4'hA;
cache_cRqRetryIndexQ_deqReq_rl = 1'h0;
cache_cRqRetryIndexQ_empty = 1'h0;
cache_cRqRetryIndexQ_enqP = 4'hA;
cache_cRqRetryIndexQ_enqReq_rl = 5'h0A;
cache_cRqRetryIndexQ_full = 1'h0;
cache_doLdAfterReplace = 1'h0;
cache_priorNewCRqSrc = 1'h0;
cache_rqFromCQ_clearReq_rl = 1'h0;
cache_rqFromCQ_data_0 = 73'h0AAAAAAAAAAAAAAAAAA;
cache_rqFromCQ_data_1 = 73'h0AAAAAAAAAAAAAAAAAA;
cache_rqFromCQ_deqP = 1'h0;
cache_rqFromCQ_deqReq_rl = 1'h0;
cache_rqFromCQ_empty = 1'h0;
cache_rqFromCQ_enqP = 1'h0;
cache_rqFromCQ_enqReq_rl = 74'h2AAAAAAAAAAAAAAAAAA;
cache_rqFromCQ_full = 1'h0;
cache_rqFromDmaQ_clearReq_rl = 1'h0;
cache_rqFromDmaQ_data_0 =
645'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
cache_rqFromDmaQ_data_1 =
645'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
cache_rqFromDmaQ_deqP = 1'h0;
cache_rqFromDmaQ_deqReq_rl = 1'h0;
cache_rqFromDmaQ_empty = 1'h0;
cache_rqFromDmaQ_enqP = 1'h0;
cache_rqFromDmaQ_enqReq_rl =
646'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
cache_rqFromDmaQ_full = 1'h0;
cache_rsFromCQ_clearReq_rl = 1'h0;
cache_rsFromCQ_data_0 =
580'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
cache_rsFromCQ_data_1 =
580'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
cache_rsFromCQ_deqP = 1'h0;
cache_rsFromCQ_deqReq_rl = 1'h0;
cache_rsFromCQ_empty = 1'h0;
cache_rsFromCQ_enqP = 1'h0;
cache_rsFromCQ_enqReq_rl =
581'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
cache_rsFromCQ_full = 1'h0;
cache_rsFromMQ_clearReq_rl = 1'h0;
cache_rsFromMQ_data_0 =
517'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
cache_rsFromMQ_data_1 =
517'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
cache_rsFromMQ_deqP = 1'h0;
cache_rsFromMQ_deqReq_rl = 1'h0;
cache_rsFromMQ_empty = 1'h0;
cache_rsFromMQ_enqP = 1'h0;
cache_rsFromMQ_enqReq_rl =
518'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
cache_rsFromMQ_full = 1'h0;
cache_rsLdToDmaQ_clearReq_rl = 1'h0;
cache_rsLdToDmaQ_data_0 =
517'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
cache_rsLdToDmaQ_data_1 =
517'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
cache_rsLdToDmaQ_deqP = 1'h0;
cache_rsLdToDmaQ_deqReq_rl = 1'h0;
cache_rsLdToDmaQ_empty = 1'h0;
cache_rsLdToDmaQ_enqP = 1'h0;
cache_rsLdToDmaQ_enqReq_rl =
518'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
cache_rsLdToDmaQ_full = 1'h0;
cache_rsStToDmaQ_clearReq_rl = 1'h0;
cache_rsStToDmaQ_data_0 = 5'h0A;
cache_rsStToDmaQ_data_1 = 5'h0A;
cache_rsStToDmaQ_deqP = 1'h0;
cache_rsStToDmaQ_deqReq_rl = 1'h0;
cache_rsStToDmaQ_empty = 1'h0;
cache_rsStToDmaQ_enqP = 1'h0;
cache_rsStToDmaQ_enqReq_rl = 6'h2A;
cache_rsStToDmaQ_full = 1'h0;
cache_rsToCIndexQ_clearReq_rl = 1'h0;
cache_rsToCIndexQ_data_0 = 6'h2A;
cache_rsToCIndexQ_data_1 = 6'h2A;
cache_rsToCIndexQ_data_10 = 6'h2A;
cache_rsToCIndexQ_data_11 = 6'h2A;
cache_rsToCIndexQ_data_12 = 6'h2A;
cache_rsToCIndexQ_data_13 = 6'h2A;
cache_rsToCIndexQ_data_14 = 6'h2A;
cache_rsToCIndexQ_data_15 = 6'h2A;
cache_rsToCIndexQ_data_2 = 6'h2A;
cache_rsToCIndexQ_data_3 = 6'h2A;
cache_rsToCIndexQ_data_4 = 6'h2A;
cache_rsToCIndexQ_data_5 = 6'h2A;
cache_rsToCIndexQ_data_6 = 6'h2A;
cache_rsToCIndexQ_data_7 = 6'h2A;
cache_rsToCIndexQ_data_8 = 6'h2A;
cache_rsToCIndexQ_data_9 = 6'h2A;
cache_rsToCIndexQ_deqP = 4'hA;
cache_rsToCIndexQ_deqReq_rl = 1'h0;
cache_rsToCIndexQ_empty = 1'h0;
cache_rsToCIndexQ_enqP = 4'hA;
cache_rsToCIndexQ_enqReq_rl = 7'h2A;
cache_rsToCIndexQ_full = 1'h0;
cache_toCQ_clearReq_rl = 1'h0;
cache_toCQ_data_0 =
584'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
cache_toCQ_data_1 =
584'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
cache_toCQ_deqP = 1'h0;
cache_toCQ_deqReq_rl = 1'h0;
cache_toCQ_empty = 1'h0;
cache_toCQ_enqP = 1'h0;
cache_toCQ_enqReq_rl =
585'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
cache_toCQ_full = 1'h0;
cache_toMQ_clearReq_rl = 1'h0;
cache_toMQ_data_0 =
641'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
cache_toMQ_data_1 =
641'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
cache_toMQ_deqP = 1'h0;
cache_toMQ_deqReq_rl = 1'h0;
cache_toMQ_empty = 1'h0;
cache_toMQ_enqP = 1'h0;
cache_toMQ_enqReq_rl =
642'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
cache_toMQ_full = 1'h0;
cache_whichCRq = 4'hA;
perfReqQ_clearReq_rl = 1'h0;
perfReqQ_data_0 = 4'hA;
perfReqQ_deqReq_rl = 1'h0;
perfReqQ_empty = 1'h0;
perfReqQ_enqReq_rl = 5'h0A;
perfReqQ_full = 1'h0;
end
`endif // BSV_NO_INITIAL_BLOCKS
// synopsys translate_on
endmodule // mkLLCache
Reference in New Issue View Git Blame Copy Permalink