Cheri-research/Toooba
1
0
Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity

No longer using Xilinx FPU modules

Browse Source
This commit is contained in:
Niraj Nayan Sharma
2019-12-14 12:44:02 +05:30
parent 09ce172b91
commit 601bbe5a82
1 changed files with 1 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
builds/Resources/Include_RISCY_Config.mk
View File

@@ -16,7 +16,7 @@ PERF_COUNT := true
# dram type in simulation: VC707 or AWSF1
SIM_DRAM_TYPE := AWSF1
# use Xilinx FPU IP cores
USE_XILINX_FPU ?= true
USE_XILINX_FPU ?= false
# default 1 core
CORE_NUM ?= 1
@@ -73,7 +73,6 @@ BSC_COMPILATION_FLAGS += \
-D CORE_$(CORE_SIZE) \
-D NUM_CORES=$(CORE_NUM) \
-D CACHE_$(CACHE_SIZE) \
-D USE_XILINX_FPU \
-D XILINX_FP_FMA_LATENCY=$(XILINX_FP_FMA_LATENCY) \
-D XILINX_INT_MUL_LATENCY=$(XILINX_INT_MUL_LATENCY) \
-D USE_BSV_BRAM_SYNC_FIFO \