Cheri-research/Toooba
1
0
Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity

Resolve some issues to build on mac.

Browse Source 
This includes renaming Fifo.bsv to Fifos.bsv to account for a case insensitive file system which confuses this library with FIFO.bsv.
Also this includes an update of the verilator flags that are needed for modern verilator.
Finally, some verilator flag changes for building with LLVM.
This commit is contained in:
Jonathan Woodruff
2020-03-19 19:21:59 +00:00
parent c278e4fe68
commit b830f4bf41
38 changed files with 42 additions and 42 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src_Core/RISCY_OOO/procs/RV64G_OOO/FetchStage.bsv
View File

@@ -31,7 +31,7 @@ import ClientServer::*;
import Connectable::*;
import Decode::*;
import Ehr::*;
import Fifo::*;
import Fifos::*;
import GetPut::*;
import MemoryTypes::*;
import Types::*;

2
src_Core/RISCY_OOO/procs/RV64G_OOO/MemExePipeline.bsv
View File

@@ -27,7 +27,7 @@ import BuildVector::*;
import GetPut::*;
import ClientServer::*;
import Cntrs::*;
import Fifo::*;
import Fifos::*;
import Types::*;
import ProcTypes::*;
import MemoryTypes::*;

2
src_Core/RISCY_OOO/procs/RV64G_OOO/RenameStage.bsv
View File

@@ -26,7 +26,7 @@
import Vector::*;
import GetPut::*;
import Cntrs::*;
import Fifo::*;
import Fifos::*;
import FIFO::*;
import Types::*;
import ProcTypes::*;

2
src_Core/RISCY_OOO/procs/lib/CacheUtils.bsv
View File

@@ -29,7 +29,7 @@ import GetPut::*;
import ClientServer::*;
import Connectable::*;
import Vector::*;
import Fifo::*;
import Fifos::*;
import Ehr::*;
import FIFO::*;
import FIFOF::*;

2
src_Core/RISCY_OOO/procs/lib/DTlb.bsv
View File

@@ -31,7 +31,7 @@ import TlbTypes::*;
import Performance::*;
import FullAssocTlb::*;
import ConfigReg::*;
import Fifo::*;
import Fifos::*;
import Cntrs::*;
import SafeCounter::*;
import CacheUtils::*;

0
src_Core/RISCY_OOO/procs/lib/Fifo.bsv → src_Core/RISCY_OOO/procs/lib/Fifos.bsv
View File

2
src_Core/RISCY_OOO/procs/lib/ITlb.bsv
View File

@@ -31,7 +31,7 @@ import TlbTypes::*;
import Performance::*;
import FullAssocTlb::*;
import ConfigReg::*;
import Fifo::*;
import Fifos::*;
import Cntrs::*;
import SafeCounter::*;
import CacheUtils::*;

2
src_Core/RISCY_OOO/procs/lib/L1CoCache.bsv
View File

@@ -33,7 +33,7 @@ import CacheUtils::*;
import Types::*;
import ProcTypes::*;
import Performance::*;
import Fifo::*;
import Fifos::*;
import CCTypes::*;
import L1Pipe::*;
import L1CRqMshr::*;

2
src_Core/RISCY_OOO/procs/lib/L2Tlb.bsv
View File

@@ -33,7 +33,7 @@ import Performance::*;
import FullAssocTlb::*;
import ConfigReg::*;
import Ehr::*;
import Fifo::*;
import Fifos::*;
import Cntrs::*;
import SafeCounter::*;
import CacheUtils::*;

2
src_Core/RISCY_OOO/procs/lib/LLCRqMshrSecureModel.bsv
View File

@@ -30,7 +30,7 @@ import Types::*;
import CCTypes::*;
import DefaultValue::*;
import Ehr::*;
import Fifo::*;
import Fifos::*;
import MshrDeadlockChecker::*;
import LLCRqMshr::*;

2
src_Core/RISCY_OOO/procs/lib/LLCache.bsv
View File

@@ -29,7 +29,7 @@ import Connectable::*;
import GetPut::*;
import Assert::*;
import CacheUtils::*;
import Fifo::*;
import Fifos::*;
import Types::*;
import ProcTypes::*;
import CCTypes::*;

2
src_Core/RISCY_OOO/procs/lib/MMIOCore.bsv
View File

@@ -26,7 +26,7 @@ import ConfigReg::*;
import ProcTypes::*;
import MMIOAddrs::*;
import CacheUtils::*;
import Fifo::*;
import Fifos::*;
import Amo::*;
import MMIOInst::*;

2
src_Core/RISCY_OOO/procs/lib/MMIOInst.bsv
View File

@@ -23,7 +23,7 @@
import Vector::*;
import ConfigReg::*;
import Fifo::*;
import Fifos::*;
import Types::*;
import ProcTypes::*;
import CCTypes::*;

2
src_Core/RISCY_OOO/procs/lib/MemLoader.bsv
View File

@@ -29,7 +29,7 @@ import Connectable::*;
import FShow::*;
import FIFO::*;
import Vector::*;
import Fifo::*;
import Fifos::*;
import Types::*;
import ProcTypes::*;
import CCTypes::*;

2
src_Core/RISCY_OOO/procs/lib/MsgFifo.bsv
View File

@@ -21,7 +21,7 @@
// CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
// SOFTWARE.
import Fifo::*;
import Fifos::*;
typedef union tagged {
reqT Req;

2
src_Core/RISCY_OOO/procs/lib/MulDiv.bsv
View File

@@ -25,7 +25,7 @@
import BuildVector::*;
import Types::*;
import ProcTypes::*;
import Fifo::*;
import Fifos::*;
import FIFO::*;
import XilinxIntMul::*;
import XilinxIntDiv::*;

2
src_Core/RISCY_OOO/procs/lib/Scoreboard.bsv
View File

@@ -24,7 +24,7 @@
`include "ProcConfig.bsv"
import Vector::*;
import Fifo::*;
import Fifos::*;
import ProcTypes::*;
import CsrFile::*; // for mkReadOnlyReg
import Ehr::*;

2
src_Core/RISCY_OOO/procs/lib/TranslationCache.bsv
View File

@@ -24,7 +24,7 @@
import Vector::*;
import Assert::*;
import Ehr::*;
import Fifo::*;
import Fifos::*;
import Types::*;
import ProcTypes::*;
import TlbTypes::*;