This website requires JavaScript.
Explore
Help
Register
Sign In
Cheri-research
/
Toooba
Watch
1
Star
0
Fork
0
You've already forked Toooba
Code
Issues
1
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
Files
43fa43e2c958653e1e1d30be4f502210e815e7b4
Toooba
/
src_Core
/
CPU
History
Jonathan Woodruff
a299a763ed
Add a special capability register file and pass it's interfaces to all the places that the current CSR file goes.
...
We may need to trim some of these later, but most of them seem like places that we'll need access.
2020-03-23 10:10:11 +00:00
..
Core.bsv
Add a special capability register file and pass it's interfaces to all the places that the current CSR file goes.
2020-03-23 10:10:11 +00:00
CPU_Decode_C.bsv
Changes to support 'C' extension (compressed instructions). Details follow.
2019-04-09 13:50:16 -04:00
CsrFile.bsv
Resolve some issues to build on mac.
2020-03-19 19:21:59 +00:00
LLC_AXI4_Adapter.bsv
Fixed up logic for "Non-Debug-Module reset" request/response from the Debug Module
2020-02-04 16:02:53 -05:00
MMIO_AXI4_Adapter.bsv
Fixes reported by Joe Stoy: PLIC, MMIO_AXI4_Adapter and Core.bsv (details below)
2020-03-08 15:39:57 -04:00
MMIOPlatform.bsv
Resolve some issues to build on mac.
2020-03-19 19:21:59 +00:00
Proc_IFC.bsv
Merge branch 'master' into RVFI_DII, a complex merge for the fetch stage!
2020-03-18 11:35:59 +00:00
Proc.bsv
Merge branch 'master' into RVFI_DII, a complex merge for the fetch stage!
2020-03-18 11:35:59 +00:00