If we never look at the second instruction in the FIFO from the fetch unit when successfully renaming the first, we do not end up setting debug_step and thus we will not halt on the next instruction but some time later. Instead, check for single-stepping at the end of renaming the first instruction.