Cheri-research/Toooba
1
0
Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity

Busy the system bus when performing writes

Browse Source 
This was probably removed for performance, but now that we have
a faster workaround for loading kernels on the DE10, we should
probably prioritise accurate error information instead.
This commit is contained in:
Peter Rugg
2024-09-16 16:00:11 +01:00
parent af8432d3f3
commit aeae9b1f63
1 changed files with 3 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
src_Core/Debug_Module/DM_System_Bus.bsv
View File

@@ -342,6 +342,8 @@ module mkDM_System_Bus (DM_System_Bus_IFC);
wuser: fabric_default_wuser_periph};
axiShim.slave.w.put(wrd);
rg_sb_state <= SB_WRITE_FINISH;
if (verbosity != 0) begin
$display (" DM_System_Bus.fa_fabric_send_write_req:");
$display (" ", fshow (wra));
@@ -590,6 +592,7 @@ module mkDM_System_Bus (DM_System_Bus_IFC);
let wrr <- get(axiShim.slave.b);
if (wrr.bresp != OKAY)
rg_sbcs_sberror <= DM_SBERROR_OTHER;
rg_sb_state <= SB_NOTBUSY;
endrule
// ================================================================