Cheri-research/Toooba
1
0
Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity

Prevent spurious warnings

Browse Source
This commit is contained in:
Peter Rugg
2021-01-30 15:21:38 +00:00
parent d340066f6f
commit f800cdeb77
2 changed files with 3 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
builds/Resources/Include_Common.mk
View File

@@ -56,6 +56,7 @@ TOPMODULE ?= mkTop_HW_Side
BSC_COMPILATION_FLAGS += \
-keep-fires -aggressive-conditions -no-warn-action-shadowing -check-assert \
-suppress-warnings G0020 -steps-max-intervals 10000000 \
-steps-warn-interval 1000000 \
+RTS -K128M -RTS -show-range-conflict
# ================================================================

3
src_SSITH_P3/Makefile
View File

@@ -92,7 +92,8 @@ BSC_COMPILATION_FLAGS += \
-suppress-warnings G0020 \
+RTS -K128M -RTS -show-range-conflict \
-unspecified-to X -opt-undetermined-vals \
-steps-max-intervals 10000000
-steps-max-intervals 10000000 \
-steps-warn-interval 1000000
# ================================================================
# Generate Verilog RTL from BSV sources (needs Bluespec 'bsc' compiler)