Cheri-research/Toooba
1
0
Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity
Files
2c6ad40f93e313b3d054db66c468971eb5d0f1ba
Toooba/src_Core/RISCY_OOO/procs/lib
History
jon b656f46859 Both enable tracing of floating-point register writes in RVFI-DII, and then properly not use them (since we're not expected to). 
This is better than using nonsense as we were previously doing on floating point instructions.
2020-04-02 16:28:18 +01:00
..
Amo.bsv
Initial load of files
2019-03-26 14:49:40 -04:00
Bht.bsv
Initial load of files
2019-03-26 14:49:40 -04:00
BrPred.bsv
Changes to support 'C' extension (compressed instructions). Details follow.
2019-04-09 13:50:16 -04:00
Btb.bsv
Reduce needless fetch stalls in presence of compressed instructions
2020-01-01 22:22:17 +00:00
Bypass.bsv
Move the register file to CapReg format, and pipe CapPipe around the pipeline.
2020-03-31 15:44:23 +01:00
CacheUtils.bsv
Resolve some issues to build on mac.
2020-03-19 19:21:59 +00:00
ConcatReg.bsv
Initial load of files
2019-03-26 14:49:40 -04:00
Decode.bsv
Merge branch 'CHERI' into pdr32-tmp
2020-03-26 18:03:58 +00:00
DirPredictor.bsv
Initial load of files
2019-03-26 14:49:40 -04:00
DTlb.bsv
Resolve some issues to build on mac.
2020-03-19 19:21:59 +00:00
Ehr.bsv
Pipe through memory results. This design passes 100 memory test sequences of TestRIG. Yay!
2019-12-13 10:53:02 +00:00
EpochManager.bsv
Initial load of files
2019-03-26 14:49:40 -04:00
Exec.bsv
Move the register file to CapReg format, and pipe CapPipe around the pipeline.
2020-03-31 15:44:23 +01:00
Fifos.bsv
Resolve some issues to build on mac.
2020-03-19 19:21:59 +00:00
FP_Utils.bsv
FP ISA tests bug fixes:
2019-12-06 14:27:33 +05:30
Fpu.bsv
Fixed Tandem-Verification trace generation issue re. MSTATUS on CSRRx instructions that write to FCSR.
2020-03-08 21:29:30 -04:00
FullAssocTlb.bsv
Initial load of files
2019-03-26 14:49:40 -04:00
GlobalBrHistReg.bsv
Initial load of files
2019-03-26 14:49:40 -04:00
GlobalSpecUpdate.bsv
Initial load of files
2019-03-26 14:49:40 -04:00
GSelectPred.bsv
Initial load of files
2019-03-26 14:49:40 -04:00
GSharePred.bsv
Initial load of files
2019-03-26 14:49:40 -04:00
HasSpecBits.bsv
Initial load of files
2019-03-26 14:49:40 -04:00
ITlb.bsv
Resolve some issues to build on mac.
2020-03-19 19:21:59 +00:00
L1CoCache.bsv
Resolve some issues to build on mac.
2020-03-19 19:21:59 +00:00
L1LLConnect.bsv
Initial load of files
2019-03-26 14:49:40 -04:00
L2SetAssocTlb.bsv
Initial load of files
2019-03-26 14:49:40 -04:00
L2Tlb.bsv
Change tabs to 8 spaces, this time being careful to do this only in BSV files.
2020-03-23 14:44:39 +00:00
LatencyTimer.bsv
Initial load of files
2019-03-26 14:49:40 -04:00
LLCache.bsv
Resolve some issues to build on mac.
2020-03-19 19:21:59 +00:00
LLCDmaConnect.bsv
Port AXI4 changes from Flute
2020-03-27 16:45:26 +00:00
LLCRqMshrSecureModel.bsv
Resolve some issues to build on mac.
2020-03-19 19:21:59 +00:00
MemLoader.bsv
Resolve some issues to build on mac.
2020-03-19 19:21:59 +00:00
MemLoaderIF.bsv
Initial load of files
2019-03-26 14:49:40 -04:00
MemoryTypes.bsv
Initial load of files
2019-03-26 14:49:40 -04:00
MMIOAddrs.bsv
Change tabs to 8 spaces, this time being careful to do this only in BSV files.
2020-03-23 14:44:39 +00:00
MMIOCore.bsv
Resolve some issues to build on mac.
2020-03-19 19:21:59 +00:00
MMIOInst.bsv
Resolve some issues to build on mac.
2020-03-19 19:21:59 +00:00
MsgFifo.bsv
Resolve some issues to build on mac.
2020-03-19 19:21:59 +00:00
MulDiv.bsv
Resolve some issues to build on mac.
2020-03-19 19:21:59 +00:00
Performance.bsv
Initial load of files
2019-03-26 14:49:40 -04:00
PhysRFile.bsv
Make type of register file generic.
2020-03-30 15:20:28 +01:00
ProcTypes.bsv
Move the register file to CapReg format, and pipe CapPipe around the pipeline.
2020-03-31 15:44:23 +01:00
Ras.bsv
Initial load of files
2019-03-26 14:49:40 -04:00
RenameDebugIF.bsv
Initial load of files
2019-03-26 14:49:40 -04:00
RenamingTable.bsv
Initial load of files
2019-03-26 14:49:40 -04:00
ReorderBuffer.bsv
Both enable tracing of floating-point register writes in RVFI-DII, and then properly not use them (since we're not expected to).
2020-04-02 16:28:18 +01:00
ReservationStationEhr.bsv
Added verbosity guards around $displays to dial down log verbosity
2019-04-01 20:35:52 -04:00
SafeCounter.bsv
Initial load of files
2019-03-26 14:49:40 -04:00
Scoreboard.bsv
Resolve some issues to build on mac.
2020-03-19 19:21:59 +00:00
SetAssocTlb.bsv
Initial load of files
2019-03-26 14:49:40 -04:00
SpecFifo.bsv
Initial load of files
2019-03-26 14:49:40 -04:00
SpecPoisonFifo.bsv
Initial load of files
2019-03-26 14:49:40 -04:00
SpecTagManager.bsv
Initial load of files
2019-03-26 14:49:40 -04:00
SplitLSQ.bsv
Change tabs to 8 spaces, this time being careful to do this only in BSV files.
2020-03-23 14:44:39 +00:00
StoreBuffer.bsv
Initial load of files
2019-03-26 14:49:40 -04:00
TlbConnect.bsv
Initial load of files
2019-03-26 14:49:40 -04:00
TlbTypes.bsv
Initial load of files
2019-03-26 14:49:40 -04:00
TourPred.bsv
Initial load of files
2019-03-26 14:49:40 -04:00
TourPredSecure.bsv
Initial load of files
2019-03-26 14:49:40 -04:00
TranslationCache.bsv
Resolve some issues to build on mac.
2020-03-19 19:21:59 +00:00
Types.bsv
Move the register file to CapReg format, and pipe CapPipe around the pipeline.
2020-03-31 15:44:23 +01:00
VerificationPacket.bsv
Initial load of files
2019-03-26 14:49:40 -04:00