Cheri-research/Toooba
1
0
Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity

Commit Graph

  • e9c04c7050 Renamed builds/RV64ADFIMSU_... to builds/RV64ACDFIMSU_... now that we support C extension rsnikhil 2019-04-17 09:10:30 -04:00
  • a865a30e70 Updated README rsnikhil 2019-04-11 15:26:34 -04:00
  • 85e03fad21 Bugfix. Now passing rv64si-p-dirty ISA test. rsnikhil 2019-04-11 14:30:53 -04:00
  • 3dcb189694 Bugfix. Now passing 'rv64mi-p-illegal' ISA test rsnikhil 2019-04-11 12:30:14 -04:00
  • f280287589 Bug fixes; now passing rv64mi-p-csr ISA test rsnikhil 2019-04-10 23:06:27 -04:00
  • f369ed14e3 Small fixes to allow booting from any IO address, including Flash, not just Boot ROM rsnikhil 2019-04-10 15:36:20 -04:00
  • 3d4960edc5 Bug fixes; now passing rv64mi-p-access ISA test rsnikhil 2019-04-10 12:42:23 -04:00
  • 905583fac9 Tweak to workaround internal bsc compiler error rsnikhil 2019-04-10 10:36:38 -04:00
  • 5d69e3b178 Fixes so it now passes ISA test rv64uc-v-rvc ('C' extension, virtual mem). Details below. rsnikhil 2019-04-10 10:27:40 -04:00
  • 20c87b4c88 Update Verilog files for synthesis. Again. Darius Rad 2019-04-09 18:26:51 -04:00
  • af887627ee Update Verilog files for synthesis. Darius Rad 2019-04-09 17:45:27 -04:00
  • 93e28c7000 Add missing files necessary for synthesis. Darius Rad 2019-04-09 14:32:41 -04:00
  • 2125e86f8f Update compiled output. Darius Rad 2019-04-09 14:21:52 -04:00
  • 9b94fc9f58 Add files for GFE integration. Darius Rad 2019-04-07 19:21:59 -04:00
  • 72175d87db Ensure that halt asserted after ndm reset is not ignored. Darius Rad 2019-04-08 18:10:08 -04:00
  • 4d1030df47 Add support for external debug module. Darius Rad 2019-04-07 00:12:29 -04:00
  • 53aacff7c5 Changes to support 'C' extension (compressed instructions). Details follow. rsnikhil 2019-04-09 13:50:16 -04:00
  • 9683df04fd Regenerated src_SSITH_P3 RTL rsnikhil 2019-04-04 15:09:35 -04:00
  • ca0535e4e0 Fixed typo in Makefile rsnikhil 2019-04-04 14:05:54 -04:00
  • 47985fa93f Updated Makefiles so in src_SSITH_P3, RTL refers to Xilinx FP RTL instead of simulation models rsnikhil 2019-04-04 13:10:45 -04:00
  • 9f94c9176e Added verbosity guards around $displays to dial down log verbosity rsnikhil 2019-04-01 20:35:52 -04:00
  • 4e305ac98d Updated so SoC addrs are taken from SoC_Map.bsv rsnikhil 2019-04-01 14:34:49 -04:00
  • 113f888d37 Added support for 'debug_external_interrupt_req' rsnikhil 2019-04-01 12:26:54 -04:00
  • 85b745be9f Renamed a file rsnikhil 2019-03-26 15:23:51 -04:00
  • ee24a93944 Initial load of files rsnikhil 2019-03-26 14:49:40 -04:00
  • bc62f17032 Add files via upload Rishiyur S. Nikhil 2019-03-26 12:16:38 -04:00